Mdio Interface -9. Mdio Interface, MDC Mdio | Maxim DS33Z41 specs

DS33Z41 Quad IMUX Ethernet Mapper

11.4MDIO Interface Table 11-9. MDIO Interface

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS
MDC Frequency			1.67		MHz
MDC Period	t1	540	600	660	ns
MDC Low Time	t2	270	300	330	ns
MDC High Time	t3	270	300	330	ns
MDC to MDIO Output Delay	t4	20		10	ns
MDIO Setup Time	t5	10			ns
MDIO Hold Time	t6	20			ns

Figure 11-5. MDIO Timing

	t1
MDC	t2
MDC	t3
	t4
MDIO

MDC
t5	t6
MDIO

148 of 167

Image 148

Maxim DS33Z41 specifications Mdio Interface -9. Mdio Interface, Parameter Symbol MIN TYP MAX Units, MDC Mdio

Contents

Functional Diagram FeaturesGeneral Description Applications Table of Contents 140 166 List of Figures List of Tables Description Feature Highlights Test and Diagnostics Sdram InterfaceMAC Interface Microprocessor Interface Specifications compliance T1 Related Telecommunications Specifications Quad T1/E1 SCT to DS33Z41 Acronyms and Glossary Time Slot Block Diagrams Major Operating Modes Name PIN Type Function Serial Interface IO Pins PIN DescriptionsPin Functional Description Detailed Pin Descriptions MII/RMII Port Transmit Enable MII Transmit Enable RmiiName PIN Type Function Transmit Data 0 through 1RMII. Two bits of data TXD Coldet MDCMdio Microprocessor Port Mode Control Name PIN Type Function Sdram Controller Queue Status Jtag Interface Name PIN Type Function Power Supplies VDD3.3 Connect to 3.3V Power SupplyVDD1.8 Connect to 1.8V Power Supply VSS Connect to the Common Supply Ground DS33Z41 256-Ball Csbga Pinout C D E F G H J K L M N Functional Description Processor Interface Read-Write/Data Strobe ModesClear on Read Interrupt and Pin Modes Clock Structure Clock Selection for the Ethernet LAN InterfaceRmiimiis Speed DCE Refclko Rxclk Txclk MDC Output PIN DTE Input Clocking for the DS33Z41 Serial Interface Clock Modes Ethernet Interface Clock Modes Reset Functions Resets and Low-Power ModesReset Function Location Comments Initialization and Configuration Global ResourcesPer-Port Resources Example Device Initialization Sequence Device Interrupts Drawing Legend Interrupt Pin Serial Interface Link Aggregation Imux Imux Interface to T1/E1 Transceivers Sequence Microprocessor Requirements Imux Command Protocol Commands Sent and Received on the Imux LinksOOF Command and Status for the Imux for Processor Communication Register Name Comments Out of Frame OOF Monitoring Data Transfer Connections and Queues Arbiter Registers Related to Connections and QueuesRegister Function Flow Control Option ModeOptions for Flow Control Full-Duplex Flow Control Half-Duplex Flow control Host-Managed Flow control Ethernet Interface Port Ieee 802.3 Ethernet Frame DTE and DCE Mode Registers Related to the Ethernet Port Configured as DTE Connected to an Ethernet PHY in MII Mode DS33Z41 Configured as a DCE in MII Mode Ethernet MAC MAC Control RegistersMAC Status Registers Address Register Description MII Mode Rmii Mode Bert Bert FeaturesPHY MII Management Block and Mdio Interface Receive Data Interface Repetitive Pattern SynchronizationReceive Pattern Detection Prbs Synchronization Pattern Monitoring Error InsertionPattern Generation Performance Monitoring Update Transmit Packet Processor Receive Packet Processor Page 18 X.86 Encoding and Decoding 14. Laps Encoding of MAC Frames Concept 15. X.86 Encapsulation of the MAC field Page Committed Information Rate Controller 16. CIR in the WAN Transmit Path Register Address Map Device RegistersBert Register Bit Maps Global Register Bit MapGlobal Register Bit Map Name Arbiter Register Bit Map Bert Register Bit MapArbiter Register Bit Map Bert Register Bit Map Serial Interface Register Bit Map Serial Interface Register Bit Map RMX15 RMX14 RMX13 RMX12 RMX11 RMX10 RMX9 RMX8 Repc Rapc RspcRepl Rapl Ripdl Rspdl Rlpdl Repcl Rapcl Rspcl Repie Rapie Ripdie Rspdie Rlpdie Repcie Rapcie Rspcie Ethernet Interface Register Bit Map Ethernet Interface Register Bit Map MAC Indirect Register Bit Map MAC Register Bit Map 200h GL.IDRL Global Register DefinitionsGL.IDRH GL.CR1 GL.BLR GL.RTCAL 04hGL.SRCALS Global Sdram Reference Clock Activity Latched Status GL.LIE GL.LISGL.SIE GL.SIS GL.TRQIE GL.TRQISGL.IBIE GL.IBIS GL.CON1 GL.C1QPR GL.IMXCN Available User Commands Value CommentGL.IMXC GL.IMXSS GL.IMXSIE GL.IMXSLS GL.IMXDFDGL.IMXDFEIE GL.IMXDFDELS GL.IMXOOFIE Inverse MUX OOF Interrupt Enable1Eh GL.BISTEN GL.IMXOOFLSGL.BISTPF GL.SDMODE2 GL.SDMODE1GL.SDMODEWS GL.SDRFTC Global Sdram Refresh Time Control3Dh SREFT7 SREFT6 SREFT5 SREFT4 SREFT3 SREFT2 SREFT1 SREFT0 Arbiter Registers Arbiter Register Bit DescriptionsAR.RQSC1 AR.TQSC1 Bert Registers Bert Control Register80h Bit 7 This bit must be kept low for proper operation Bert Pattern Configuration Low Register Bert Pattern Configuration High Register82h 83h Bert Pattern Byte 0 Register 84hBert Pattern Byte 1 Register 85h Transmit Error Insertion Control Register 88hBert Status Register 8Ch Bert Status Register Interrupt Enable Bert Status Register Latched8Eh 90h RBECR2 Receive Bit Count Byte 1 Register #1 99hReceive Bit Count Byte 2 Register 9Ah Serial Interface Registers Serial Interface Transmit and Common RegistersSerial Interface Transmit Register Bit Descriptions LI.RSTPD Transmit Hdlc Processor Registers LI.TPPCLTransmit Packet Processor Control Low Register 0C4h LI.TIFGC LI.TEPLC Transmit Errored Packet High Control Register Cleanup routineLI.TEPHC 0C7h LI.TPPSRL LI.TPPSRLI.TPPSRIE LI.TPCR1 LI.TPCR0LI.TPCR2 LI.TBCR0 LI.TBCR1LI.TBCR2 LI.TBCR3 LI.THPMUU LI.THPMUS 4 X.86 Registers LI.TX86EDELI.TRX86A LI.TRX8C LI.TRX86SAPIL LI.CIR LI.RPPCL Receive Serial InterfaceLI.RMPSCL LI.RMPSCH LI.RPPSR Receive Packet Processor Status Register Latched LI.RPPSRL105h LI.RPPSRIE Receive Packet Processor Status Register Interrupt Enable106h LI.RPCB1 LI.RPCB0LI.RPCB2 LI.RFPCB1 LI.RFPCB0LI.RFPCB2 LI.RAPCB1 LI.RAPCB0LI.RAPCB2 LI.RSPCB1 LI.RSPCB0LI.RSPCB2 LI.RBC0 LI.RBC1LI.RBC2 LI.RBC3 LI.RAC0 LI.RAC1LI.RAC2 LI.RAC3 LI.RHPMUS LI.RHPMUULI.RX86S LI.RX86LSIE LI.TQLT LI.TQTIE LI.TQHTLI.TQCTLS Ethernet Interface Registers Ethernet Interface Register Bit DescriptionsSU.MACRADL SU.MACRADH SU.MACRD1 SU.MACRD2SU.MACRD3 SU.MACWD0 SU.MACWD1 SU.MACWD2SU.MACWD3 SU.MACAWL SU.MACAWH SU.MACRWC SU.LPBK SU.GCR SU.TFRC Transmit Frame Resend Control151h Ncfq Tprhbc Tprcb SU.TFSL SU.TFSH SU.RFSB1 SU.RFSB0SU.RFSB2 157h SU.RFSB3MCF SU.RMFSRL SU.RMFSRHSU.RQLT SU.RQHT SU.QRIE SU.QCRLS SU.RFRC Receive Frame Rejection Control15Eh Ucfr Cfrr Lerr Crcerr DBR Miier BFR MAC Registers SU.MACCR Bit Random Number Generator Bits Used SU.MACAH SU.MACAL SU.MACMIIA SU.MACMIID SU.MACFCR SU.MMCCTRL MAC Reserved Control Register 010Ch indirect010Dh 010Eh 0110h indirect 0111h0112h 0113h SU.RxFrmCtr MAC All Frames Received Counter0200h indirect 0201h SU.RxFrmOkCtr MAC Frames Received OK Counter0204h indirect 0205h SU.TxFrmCtr MAC All Frames Transmitted Counter0300h indirect 0301h SU.TxBytesCtr MAC All Bytes Transmitted Counter0308h indirect 0309h SU.TxBytesOkCtr MAC Bytes Transmitted OK Counter030Ch indirect 030Dh SU.TXFRMUNDR SU.TxBdFrmCtr MAC All Frames Aborted Counter0338h indirect 0339h Functional Timing MII and Rmii Interfaces MII Receive Functional Timing DC Electrical Characteristics Parameter Symbol Conditions MIN TYP MAX UnitsOperating Parameters Recommended DC Operating Conditions Thermal Characteristics -3. Thermal Characteristics Theta-JA vs. AirflowParameter MIN TYP MAX AIR Flow THETA-JA Parameter Symbol MII Interface Transmit MII Interface10Mbps 100Mbps MIN TYP MAX Receive MII Interface Receive MII Interface Timing Rmii Interface Transmit Rmii Interface Receive Rmii Interface Receive Rmii Interface Timing Mdio Interface -9. Mdio Interface Parameter Symbol MIN TYP MAX UnitsMDC Mdio Transmit WAN Interface 10. Transmit WAN Interface Tclki Tser Tsync Receive WAN Interface 11. Receive WAN Interface Rclki Rser Rsync 100MHz Sdram Timing 12. Sdram Interface TimingSdclko to SRAS, SCAS, SWE, Sdcs Sdata SRAS, Scas Link #1, Channel #1 Rsync Rser BIT Level Detail Rclki Rsync 10. Transmit IBO Channel Interleave Mode Timing VDD3.3 = 3.3V ±5%,VDD1.8 = 1.8 ± 5% Tj = -40C to +85C 11. Intel Bus Read Timing Modec = 13. Motorola Bus Read Timing Modec = 15. Jtag Interface Timing Diagram Jtag Interface Timing 14. Jtag Interface Timing Jtag Functional Block Diagram Jtag Information Jtag TAP Controller State Machine Description Capture-IR TAP Controller State Diagram Instruction Register Instruction Codes for Ieee 1149.1 Architecture Jtag ID Codes ID Code Structure Test RegistersBoundary Scan Register Bypass Register Jtag Functional Timing Package Information 13.1 169-Ball CSBGA, 14mm x 14mm 56-G6035-001 Document Revision History Revision Description