DS33Z41 Quad IMUX Ethernet Mapper
8.14 Ethernet MAC
Indirect addressing is required to access the MAC register settings. Writing to the MAC registers requires the
Reading from the MAC registers requires the SU.MACRADH and SU.MACRADL registers to be written with the address for the read operation. A read command is issued by writing a one to SU.MACRWC.MCRW and a zero to SU.MACRWC.MCS. SU.MACRWC.MCS is cleared by the DS33Z41 when the operation is complete. After MCS is clear, valid data is available in
Table 8-8. MAC Control Registers
ADDRESS | REGISTER | DESCRIPTION | |
|
| MAC Control Register. This register is used for programming full | |
SU.MACCR | duplex, half duplex, promiscuous mode, and | ||
duplex. The transmit and receive enable bits must be set for the | |||
|
| ||
|
| MAC to operate. | |
SU.MACAH | MAC Address High Register. This provides the physical address for | ||
this MAC. | |||
|
| ||
SU.MACAL | MAC Address Low Register. This provides the physical address for | ||
this MAC. | |||
|
| ||
SU.MACMIIA | MII Address Register. The address for PHY access through the | ||
MDIO interface. | |||
|
| ||
SU.MACMIID | MII Data Register. Data to be written to (or read from) the PHY | ||
through MDIO interface. | |||
|
| ||
SU.MACFCR | Flow Control Register | ||
SU.MMCCTRL | MMC Control Register bit 0 for resetting the status counters |
Table 8-9. MAC Status Registers
ADDRESS | REGISTER | DESCRIPTION |
SU.RxFrmCntr | All Frames Received counter | |
SU.RxFrmOKCtr | Number of Received Frames that are Good | |
SU.TxFrmCtr | Number of Frames Transmitted | |
SU.TxBytesCtr | Number of Bytes Transmitted | |
SU.TxBytesOkCtr | Number of Bytes Transmitted with good frames | |
SU.TxFrmUndr | Transmit FIFO underflow counter | |
SU.TxBdFrmsCtr | Transmit Number of Frames Aborted |
46 of 167