Motorola MC68340 manual Access Time Calculations, Bit Boot ROM Timing

Models: MC68340

1 441
Download 441 pages 2.45 Kb
Page 393
Image 393

Inc.

Freescale Semiconductor, Inc.

S0 S1 S2 SW SW SW SW S3 S4 S5 S0 S1 S2

CLKOUT

CS0

Q1

DSACK0

Figure 10-9. 8-bit Boot ROM Timing

10.2.2 Access Time Calculations

The two time paths that are critical in an MC68340 application using the CSsignals are shown in Figure 10-10. The first path is the time from address valid to when data must be available to the processor; the second path is the time from CSasserted to when data must be available to the processor.

S0

S1

S4

S5

S0

Semiconductor,

CLKOUT

t6

A31–A0

t9

CS

t CSDV

D15–D0

t ADV

t 27

Freescale

Figure 10-10. Access Time Computation Diagram

As shown in the diagram, an equation for the address access time, tADV, can be developed as follows:

tADV = tcyc(Nc – 0.5) – ts9 – ts27

where:

tcyc = system CLKOUT period

Nc = number of clocks per bus cycle

ts6 = CLKOUT high to address valid = 30 ns maximum at 16.78 MHz

ts27 = data-in valid to CLKOUT low setup = 5 ns minimum at 16.78 MHz

10-6MC68340 USER’S MANUALMOTOROLA

For More Information On This Product,

Go to: www.freescale.com

Page 393
Image 393
Motorola MC68340 manual Access Time Calculations, Bit Boot ROM Timing

MC68340 specifications

The Motorola MC68340 is a highly integrated microprocessor that was introduced in the early 1990s. It belongs to the 68000 family of microprocessors and is designed to cater to the demands of embedded systems, particularly in telecommunications and networking applications. This chip represents a significant evolution in microprocessor technology by combining a microprocessor core with additional peripherals on a single chip, making it an attractive solution for engineers looking to design compact and efficient systems.

One of the key features of the MC68340 is its 32-bit architecture, which allows for significant processing power and data handling capabilities. This architecture enables the processor to handle larger data sizes and perform more complex calculations compared to its 16-bit predecessors. The MC68340 operates at clock speeds typically ranging from 16 MHz to 25 MHz. Its dual instruction pipeline enhances throughput, allowing for simultaneous instruction fetches and executions, which significantly boosts performance.

A notable characteristic of the MC68340 is the inclusion of integrated peripherals, which help reduce the overall component count in a system. Key integrated components include a memory management unit (MMU), a direct memory access (DMA) controller, and various communication interfaces such as serial ports. The memory management capabilities enhance the processor's ability to manage memory resources efficiently, enabling it to support multitasking environments commonly found in modern computing.

In terms of connectivity, the MC68340 features connections for both synchronous and asynchronous serial communication, making it well-suited for networking tasks. The processor supports a range of bus standards, including address and data buses, which facilitate seamless interaction with peripheral devices.

Another important aspect of the MC68340 is its flexibility. The processor supports multiple operating modes, including multiple CPU configurations and compatibility with the Motorola 68000 family, allowing for easier integration into existing systems.

Moreover, the MC68340 boasts low power consumption compared to many of its contemporaries, making it an excellent choice for battery-operated applications, enhancing its appeal in sectors like telecommunications, industrial control, and automotive systems. Its combination of performance, integration, versatility, and efficiency has secured the MC68340 a reputable position in the annals of embedded systems technology, proving to be a valuable asset for developers and engineers alike.