Motorola MC68340 manual USER’S Manual

Models: MC68340

1 441
Download 441 pages 2.45 Kb
Page 437
Image 437

Freescale Semiconductor, Inc.

Freescale Semiconductor, Inc.

— J —

 

— N —

 

JTAG, 4-2

 

NCS Bit, 4-31

 

 

 

Negate RTS Command, 7-29

 

— L —

 

Negative Tails, 5-93–5-94

 

 

No Operation Command, 5-86

 

Late Bus Error, 3-34

 

— O —

 

LG Bit, 5-56–5-57

 

 

Limp Mode, 4-19, 4-29

 

 

 

Local Loopback Mode, 7-14, 7-38

 

OC Bits, 8-6–8-8, 8-10, 8-22, 8-28

 

Location of Modules, 4-2–4-3, 4-20

 

OE Bit, 7-13, 7-25, 7-28

 

Logical Instructions, 4-48

 

ON Bit, 8-6, 8-8, 8-11, 8-24

 

Long-Word

 

One Mode, 8-23

 

Read

 

OP0, 7-6, 7-36–7-38

 

8-Bit Port, Timing, 3-11

 

OP1, 7-7, 7-36–7-38

 

16-Bit Port, Timing, 3-13

 

OP4, 7-7, 7-36–7-37

 

Write

 

OP6, 7-7, 7-36–7-37

 

8-Bit Port, Timing, 3-12

 

Opcode Tracking in Loop Mode, 5-88

 

16-Bit Port, Timing, 3-13

 

Operand

 

Looping Modes, 7-14–7-15

 

Faults, 5-56, 5-58, 5-61

 

Loss of Input Signal, 4-9, 4-11, 4-29

 

Misalignment, 3-7

 

Low Power Stop

 

Size Field, 5-73

 

Mode, 3-23, 4-13, 4-17, 4-29, 10-12

 

Operation Field, 5-73

 

Low-Voltage, 10-10, 10-11

 

Ordering Information, 12-1

 

LPSTOP Cycle, 3-23

 

OUT Bit, 8-7–8-8, 8-10, 8-24

 

 

 

Output Port

 

— M —

 

Control Register, 7-36, 7-46

 

 

Data Register, 7-6–7-7, 7-22, 7-37

 

MAID Bits, 6-25, 6-36

 

Overrun Error, 7-11, 7-25

 

 

 

 

Master Station, 7-15

 

— P —

 

Maximum Rating, 11-1

 

 

MC68681, 7-4

 

 

 

Memory

 

Package Dimensions, 12-6–12-7

 

Access Times, 10-7

 

Package Types, 1-9, 12-1–12-2, 12-4

 

Interfacing, 10-5, 10-10

 

Parity

 

Memory-to-Memory Transfer, 6-1, 6-3, 6-5

Error, 7-11, 7-24

 

Microbus Controller, 5-89, 5-91

 

Mode, 7-23

 

Microsequencer Operation, 5-89–5-90

 

Type, 7-23

 

Misaligned Operands, 3-7

 

PCLK Bit, 8-21, 8-22, 8-27

 

MISC Bits, 7-28

 

PE Bit, 7-11, 7-13, 7-24, 7-28

 

MODCK Signal, 2-9, 4-7, 4-35

 

Period Measurement, 8-13

 

MODE Bits, 8-6, 8-8–8-10, 8-12–8-14, 8-16, 8-22,

Periodic Interrupt

 

8-28

 

Control Register, 4-7, 4-26, 4-37

 

Mode Register 1, 7-13, 7-16–7-17, 7-22, 7-34, 7-47

Generation, 8-6, 8-8, 8-9

 

Mode Register 2, 7-4, 7-17, 7-38, 7-47

 

Timer Register, 4-7, 4-27, 4-37

 

Module Base Address Register, 4-2, 4-20, 4-36

Timer, 4-1, 4-4, 4-7, 4-9, 4-17

 

Access, 3-27

 

Periodic Timer Period Calculation, 4-8

 

Module

 

Phase Comparator, 4-11–4-12

 

Configuration Register, 4-21, 4-36, 6-23, 7-19,

Phase-Locked Loop, 4-9–4-12, 10-1–10-2

 

7-46, 8-18, 8-27

 

Pin Group, 12-3, 12-5

 

Locations, 4-3, 4-5

 

PIRQL Bits, 4-7, 4-26, 4-37

 

MOVE Instruction Timing Table, 5-101–5-102

PITR Bits, 4-27, 4-37

 

MOVEM

 

PIV Bits, 4-26

 

Faults, 5-56, 5-58–5-59, 5-61

 

PM Bits, 7-23, 7-47

 

MOVEP Faults, 5-55–5-56

 

PO Bits, 8-25

 

Multidrop Mode, 7-15–7-16, 7-23

 

Port A

 

Timing, 7-16

 

Data Direction Register, 4-34

 

Multiprocessor Systems, 5-61

 

Data Register, 4-34

 

MOTOROLA

MC68340

USER’S MANUAL

Index-5

For More Information On This Product,

 

 

Go to: www.freescale.com

 

Page 437
Image 437
Motorola MC68340 manual USER’S Manual

MC68340 specifications

The Motorola MC68340 is a highly integrated microprocessor that was introduced in the early 1990s. It belongs to the 68000 family of microprocessors and is designed to cater to the demands of embedded systems, particularly in telecommunications and networking applications. This chip represents a significant evolution in microprocessor technology by combining a microprocessor core with additional peripherals on a single chip, making it an attractive solution for engineers looking to design compact and efficient systems.

One of the key features of the MC68340 is its 32-bit architecture, which allows for significant processing power and data handling capabilities. This architecture enables the processor to handle larger data sizes and perform more complex calculations compared to its 16-bit predecessors. The MC68340 operates at clock speeds typically ranging from 16 MHz to 25 MHz. Its dual instruction pipeline enhances throughput, allowing for simultaneous instruction fetches and executions, which significantly boosts performance.

A notable characteristic of the MC68340 is the inclusion of integrated peripherals, which help reduce the overall component count in a system. Key integrated components include a memory management unit (MMU), a direct memory access (DMA) controller, and various communication interfaces such as serial ports. The memory management capabilities enhance the processor's ability to manage memory resources efficiently, enabling it to support multitasking environments commonly found in modern computing.

In terms of connectivity, the MC68340 features connections for both synchronous and asynchronous serial communication, making it well-suited for networking tasks. The processor supports a range of bus standards, including address and data buses, which facilitate seamless interaction with peripheral devices.

Another important aspect of the MC68340 is its flexibility. The processor supports multiple operating modes, including multiple CPU configurations and compatibility with the Motorola 68000 family, allowing for easier integration into existing systems.

Moreover, the MC68340 boasts low power consumption compared to many of its contemporaries, making it an excellent choice for battery-operated applications, enhancing its appeal in sectors like telecommunications, industrial control, and automotive systems. Its combination of performance, integration, versatility, and efficiency has secured the MC68340 a reputable position in the annals of embedded systems technology, proving to be a valuable asset for developers and engineers alike.