Motorola MC68340 manual Pipeline Synchronization with the NOP Instruction

Models: MC68340

1 441
Download 441 pages 2.45 Kb
Page 9
Image 9

Freescale Semiconductor, Inc.

11/2/95

SECTION 1: OVERVIEW

UM Rev.1.0

 

Freescale Semiconductor, Inc.

 

TABLE OF CONTENTS (Continued)

Paragraph

 

P a g e

Number

Title

Number

5.1.4

Vector Base Register

5-4

5.1.5

Exception Handling

5-4

5.1.6

Addressing Modes

5-5

5.1.7

Instruction Set

5-5

5.1.7.1

Table Lookup and Interpolate Instructions

5-7

5.1.7.2

Low-Power STOP Instruction

5-7

5.1.8

Processing States

5-7

5.1.9

Privilege States

5-7

5.2

Architecture Summary

5-8

5.2.1

Programming Model

5-8

5.2.2

Registers

5-10

5.3

Instruction Set

5-11

5.3.1

M68000 Family Compatibility

5-11

5.3.1.1

New Instructions

5-11

5.3.1.1.1

Low-Power Stop (LPSTOP)

5-11

5.3.1.1.2

Table Lookup and Interpolation (TBL)

5-12

5.3.1.2

Unimplemented Instructions

5-12

5.3.2

Instruction Format and Notation

5-12

5.3.3

Instruction Summary

5-15

5.3.3.1

Condition Code Register

5-20

5.3.3.2

Data Movement Instructions

5-21

5.3.3.3

Integer Arithmetic Operations

5-22

5.3.3.4

Logic Instructions

5-24

5.3.3.5

Shift and Rotate Instructions

5-24

5.3.3.6

Bit Manipulation Instructions

5-25

5.3.3.7

Binary-Coded Decimal (BCD) Instructions

5-26

5.3.3.8

Program Control Instructions

5-26

5.3.3.9

System Control Instructions

5-27

5.3.3.10

Condition Tests

5-29

5.3.4

Using the TBL Instructions

5-29

5.3.4.1

Table Example 1: Standard Usage

5-30

5.3.4.2

Table Example 2: Compressed Table

5-31

5.3.4.3

Table Example 3: 8-Bit Independent Variable

5-32

5.3.4.4

Table Example 4: Maintaining Precision

5-34

5.3.4.5

Table Example 5: Surface Interpolations

5-36

5.3.5

Nested Subroutine Calls

5-36

5.3.6

Pipeline Synchronization with the NOP Instruction

5-36

5.4

Processing States

5-36

5.4.1

State Transitions

5-37

5.4.2

Privilege Levels

5-37

5.4.2.1

Supervisor Privilege Level

5-37

5.4.2.2

User Privilege Level

5-39

viii

MC68340 USER'S MANUAL

MOTOROLA

 

For More Information On This Product,

 

 

Go to: www.freescale.com

 

Page 9
Image 9
Motorola MC68340 manual Pipeline Synchronization with the NOP Instruction

MC68340 specifications

The Motorola MC68340 is a highly integrated microprocessor that was introduced in the early 1990s. It belongs to the 68000 family of microprocessors and is designed to cater to the demands of embedded systems, particularly in telecommunications and networking applications. This chip represents a significant evolution in microprocessor technology by combining a microprocessor core with additional peripherals on a single chip, making it an attractive solution for engineers looking to design compact and efficient systems.

One of the key features of the MC68340 is its 32-bit architecture, which allows for significant processing power and data handling capabilities. This architecture enables the processor to handle larger data sizes and perform more complex calculations compared to its 16-bit predecessors. The MC68340 operates at clock speeds typically ranging from 16 MHz to 25 MHz. Its dual instruction pipeline enhances throughput, allowing for simultaneous instruction fetches and executions, which significantly boosts performance.

A notable characteristic of the MC68340 is the inclusion of integrated peripherals, which help reduce the overall component count in a system. Key integrated components include a memory management unit (MMU), a direct memory access (DMA) controller, and various communication interfaces such as serial ports. The memory management capabilities enhance the processor's ability to manage memory resources efficiently, enabling it to support multitasking environments commonly found in modern computing.

In terms of connectivity, the MC68340 features connections for both synchronous and asynchronous serial communication, making it well-suited for networking tasks. The processor supports a range of bus standards, including address and data buses, which facilitate seamless interaction with peripheral devices.

Another important aspect of the MC68340 is its flexibility. The processor supports multiple operating modes, including multiple CPU configurations and compatibility with the Motorola 68000 family, allowing for easier integration into existing systems.

Moreover, the MC68340 boasts low power consumption compared to many of its contemporaries, making it an excellent choice for battery-operated applications, enhancing its appeal in sectors like telecommunications, industrial control, and automotive systems. Its combination of performance, integration, versatility, and efficiency has secured the MC68340 a reputable position in the annals of embedded systems technology, proving to be a valuable asset for developers and engineers alike.