Epson Research and Development

Page 19

Vancouver Design Center

3.4 MC683EZ28 To S1D13705 Interface

3.4.1 Hardware Description

The interface between the MC68328 and the S1D13705 can be implemented using the Generic #1 host bus interface of the S1D13705.

The DTACK signal must be made available for the S1D13705, since it inserts a variable number of wait states depending upon CPU/LCD synchronization and the LCD panel display mode. WAIT# must be inverted (using an inverter enabled by CS#) to make it an active high signal and thus compatible with the MC68EZ328 architecture. A single resistor is used to pull up WAIT# (DTACK) signal when terminating the bus cycle.

The following diagram shows a typical implementation of the MC68EZ328 to S1D13705 using the Generic #1 host bus interface. For further information on the Generic #1 host bus interface and AC Timing, refer to the S1D13705 Hardware Functional Specification, document number X27A-A-001-xx.

MC68EZ328

S1D13705

A[16:0]

AB[16:0]

D[15:0]

DB[15:0]

CSB0

CS#

Vcc

BS#

 

1K

 

DTACK

WAIT#

UWE

WE1#

LWE

WE0#

OE

RD/WR#

 

RD#

CLK0

BUSCLK

System RESET

RESET#

Note:

When connecting the S1D13705 RESET# pin, the system designer should be aware of all conditions that may reset the S1D13705 (e.g. CPU reset can be asserted during wake-up from power-down modes, or during debug states).

Figure 3-1: Typical Implementation of MC68EZ328 to S1D13705 Interface - Generic #1

Interfacing to the Motorola ‘Dragonball’ Family of Microprocessors

S1D13705

Issue Date: 01/02/13

X27A-G-007-04

Page 405
Image 405
Epson technical manual MC683EZ28 To S1D13705 Interface, Hardware Description