Freescale Semiconductor MCF51QE128RM manual SCI Baud Rate Registers SCIxBDH, SCIxBDL, Lbkdie

Models: MCF51QE128RM

1 424
Download 424 pages 63.71 Kb
Page 298
Image 298

15.2Register Definition

The SCI has eight 8-bit registers to control baud rate, select SCI options, report SCI status, and for transmit/receive data.

Refer to the direct-page register summary in the memory chapter of this document or the absolute address assignments for all SCI registers. This section refers to registers and control bits only by their names. A Freescale-provided equate or header file is used to translate these names into the appropriate absolute addresses.

15.2.1SCI Baud Rate Registers (SCIxBDH, SCIxBDL)

This pair of registers controls the prescale divisor for SCI baud rate generation. To update the 13-bit baud rate setting [SBR12:SBR0], first write to SCIxBDH to buffer the high half of the new value and then write to SCIxBDL. The working value in SCIxBDH does not change until SCIxBDL is written.

SCIxBDL is reset to a non-zero value, so after reset the baud rate generator remains disabled until the first time the receiver or transmitter is enabled (RE or TE bits in SCIxC2 are written to 1).

R

W

Reset

7

6

5

4

3

2

1

0

LBKDIE

RXEDGIE

0

 

 

SBR[12:8]

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

0

0

0

0

0

0

0

0

 

 

 

 

 

 

 

 

 

 

Figure 15-5. SCI Baud Rate Register (SCIxBDH)

 

 

Table 15-1. SCIxBDH Field Descriptions

 

 

 

Field

 

Description

 

 

7

LIN Break Detect Interrupt Enable (for LBKDIF)

LBKDIE

0

Hardware interrupts from LBKDIF disabled (use polling).

 

1

Hardware interrupt requested when LBKDIF flag is 1.

 

 

6

RxD Input Active Edge Interrupt Enable (for RXEDGIF)

RXEDGIE

0

Hardware interrupts from RXEDGIF disabled (use polling).

 

1

Hardware interrupt requested when RXEDGIF flag is 1.

 

 

4–0

Baud Rate Modulo Divisor. The 13 bits in SBR[12:0] are referred to collectively as BR, and they set the modulo

SBR[12:8]

divide rate for the SCI baud rate generator. When BR is cleared, the SCI baud rate generator is disabled to

 

reduce supply current. When BR is 1 – 8191, the SCI baud rate equals BUSCLK/(16BR). See also BR bits in

 

Table 15-2.

 

 

 

R

W Reset

7

6

5

4

 

3

2

1

0

 

 

 

 

SBR[7:0]

 

 

 

 

 

 

 

 

 

 

 

0

0

0

0

 

0

1

0

0

 

 

 

 

 

 

 

 

 

Figure 15-6. SCI Baud Rate Register (SCIxBDL)

MCF51QE128 MCU Series Reference Manual, Rev. 3

298

Freescale Semiconductor

Get the latest version from freescale.com

Page 298
Image 298
Freescale Semiconductor MCF51QE128RM manual SCI Baud Rate Registers SCIxBDH, SCIxBDL, SCIxBDH Field Descriptions, Lbkdie