SCI Status Register 1 SCIxS1 | Freescale Semiconductor MCF51QE128RM

		Table 15-4. SCIxC2 Field Descriptions (continued)

Field		Description

2	Receiver Enable. When the SCI receiver is off, the RxD pin reverts to being a general-purpose port I/O pin. If
RE	LOOPS is set the RxD pin reverts to being a general-purpose I/O pin even if RE is set.
	0	Receiver off.
	1	Receiver on.

1	Receiver Wakeup Control. This bit can be written to 1 to place the SCI receiver in a standby state where it waits
RWU	for automatic hardware detection of a selected wakeup condition. The wakeup condition is an idle line between
	messages (WAKE = 0, idle-line wakeup) or a logic 1 in the most significant data bit in a character (WAKE = 1,
	address-mark wakeup). Application software sets RWU and (normally) a selected hardware condition
	automatically clears RWU. Refer to Section 15.3.3.2, “Receiver Wakeup Operation,” for more details.
	0	Normal SCI receiver operation.
	1	SCI receiver in standby waiting for wakeup condition.

0	Send Break. Writing a 1 and then a 0 to SBK queues a break character in the transmit data stream. Additional
SBK	break characters of 10 or 11 (13 or 14 if BRK13 = 1) bit times of logic 0 are queued as long as SBK is set.
	Depending on the timing of the set and clear of SBK relative to the information currently being transmitted, a
	second break character may be queued before software clears SBK. Refer to Section 15.3.2.1, “Send Break and
	Queued Idle” for more details.
	0	Normal transmitter operation.
	1	Queue break character(s) to be sent.

15.2.4SCI Status Register 1 (SCIxS1)

This register has eight read-only status flags. Writes have no effect. Special software sequences (which do not involve writing to this register) clear these status flags.

R

W

Reset

7	6	5	4	3	2	1	0
TDRE	TC	RDRF	IDLE	OR	NF	FE	PF


1	1	0	0	0	0	0	0

		Figure 15-9. SCI Status Register 1 (SCIxS1)
		Table 15-5. SCIxS1 Field Descriptions

Field		Description

7	Transmit Data Register Empty Flag. TDRE is set out of reset and when a transmit data value transfers from the
TDRE	transmit data buffer to the transmit shifter, leaving room for a new character in the buffer. To clear TDRE, read
	SCIxS1 with TDRE set and then write to the SCI data register (SCIxD).
	0	Transmit data register (buffer) full.
	1	Transmit data register (buffer) empty.

6	Transmission Complete Flag. TC is set out of reset and when TDRE is set and no data, preamble, or break
TC	character is being transmitted.
	0	Transmitter active (sending data, a preamble, or a break).
	1	Transmitter idle (transmission activity complete).
	TC is cleared automatically by reading SCIxS1 with TC set and then doing one of the following:
		• Write to the SCI data register (SCIxD) to transmit new data
		• Queue a preamble by changing TE from 0 to 1
		• Queue a break character by writing 1 to SBK in SCIxC2

		MCF51QE128 MCU Series Reference Manual, Rev. 3

Freescale Semiconductor			301
		Get the latest version from freescale.com

Image 301

Freescale Semiconductor MCF51QE128RM manual SCI Status Register 1 SCIxS1, Tdre Rdrf Idle

Contents

MCF51QE64 MCF51QE32 Page MCF51QE128 Series Features Page MCF51QE128 Reference Manual MCF51QE128 MCU Series Reference Manual, Rev Contents Section Number Title Freescale Semiconductor Chapter Resets, Interrupts, and General System Control Title Chapter Parallel Input/Output Control 127 ColdFire Core Chapter Interrupt Controller CF1INTC Analog Comparator 3V ACMPVLPV1 11.1.5 Internal Clock Source S08ICSV3 Chapter Inter-Integrated Circuit S08IICV2 Section Number Title Real-Time Counter S08RTCV1 Serial Peripheral Interface S08SPIV3 Chapter Timer/Pulse-Width Modulator S08TPMV3 Chapter Version 1 ColdFire Debug CF1DEBUG Appendix a Revision History Feature MCF51QE128 MCF51QE128 Series Features by MCU and PackageChapter Device Overview Devices in the MCF51QE128/64/32 Series Xosc MCU Block Diagram MCF51QE128/64/32 Block Diagram System Clocks V1 ColdFire CoreInternal Clock Source ICS Module Module Versions System Clock Distribution Simplified ICS Block Diagram Icsirclk ICS Modes of Operation FLL Bypassed Internal Low-Power FbilpFLL Engaged Internal FEI FLL Engaged External FEE Stop Stop FLL Bypassed External Low-Power Fbelp Get the latest version from freescale.com Get the latest version from freescale.com Device Pin Assignment Chapter Pins and Connections Pin Lqfp Pins in bold are added from the next smaller package Recommended System Connections Basic System Connections Reset and Rsto PowerOscillator Background / Mode Select BKGD/MS General-Purpose I/O and Peripheral Ports ADC Reference Pins VREFH, Vrefl Pin Pin Assignment by Package and Pin Sharing PriorityPriority Number Port Pin Alt Port Pin Alt Number Get the latest version from freescale.com Chapter Modes of Operation FeaturesIntroduction Overview MCF51QE128/64/32 Power Modes Conceptual Drawing PMC CPU / Power Mode Selections Stop3 Mode Regulator StateFull On Run Stop2 LPrun Transition # From Trigger Triggers for Transitions Shown in Figure Secure Mode Debug Mode Low-Power Run Mode LPrun Run ModeBDM in Low-Power Run Mode Run Modes Low-Power Wait Mode LPwait Wait ModeBDM in Low-Power Wait Mode Wait Modes Stop2 Mode Stop4 Low Voltage Detect or BDM Enabled in Stop Mode Stop3 ModeLow-Range Oscillator Considerations for Stop2 Low-Power Mode Behavior On-Chip Peripheral Modules in Stop and Low-Power ModesAbbreviations used in Table CF1CORE COP BDCICS IRQ Get the latest version from freescale.com Get the latest version from freescale.com MCF51QE128/64/32 Memory Map Chapter MemoryKbytes RAM Register Addresses and Bit Assignments CPU Access Type Allowed by RegionRead Write Base Address Region Byte Long Byte ColdFire Memory Organization Direct-Page Register Summary Sheet 1 Register Address Name Direct-Page Register Summary Sheet 2 Direct-Page Register Summary Sheet 3 High-Page Register Summary Sheet 1 Direct-Page Register Summary Sheet 4 High-Page Register Summary Sheet 2 High-Page Register Summary Sheet 3 High-Page Register Summary Sheet 4 High-Page Register Summary Sheet 5 Flash Module Reserved Memory LocationsReserved Flash Memory Addresses 0x0 0x1 0x2 0x3 0x0000040C 0x0 0x1 0x2 0x3 0x00000408Reserved Flash Memory Addresses Register Nvprot ColdFire Interrupt Controller Memory Map ColdFire Rapid Gpio Memory MapV1 ColdFire Rapid Gpio Memory Map V1 ColdFire Interrupt Controller Memory Map Flash RAMIntcsfrc Intccfrc Lov-Voltage Programming Sequence Example FeaturesAddresses Desired Value Values Programmed Flash Clock Divider Register Fcdiv Register DescriptionsFlash Options Register Fopt and Nvopt Fcdiv Field Descriptions 10. Fopt Field Descriptions Flash Configuration Register Fcnfg 11. Fcnfg Field Descriptions Flash Protection Register Fprot and Nvprot12. Fprot Field Descriptions 13. Flash Protection Address Range 0x40 0x00-0x3F0x41 0x00000-0x1EFFF 0x42 Flash Status Register Fstat Command buffers are fullFcbef Fccf Fpviol Faccerr Fblank W1c Flash Command Register Fcmd Flash Command OperationsFunction Description 15. Fcmd Field Descriptions 200 195 ⎟ 200 = 3% Writing the Fcdiv Register Commands Impossible Command Write SequenceStart ALL Program and Erase Erase Verify Command Flash Commands16. Flash Command Description Fcmd NVM Program Command 11. Example Program Command Flow Burst Program Command Command Buffer Empty Sector Erase CommandSequential Programming 13. Example Sector Erase Command Flow 14. Example Mass Erase Command Flow Mass Erase Command Illegal Flash Operations Flash Access Violations Background Debug Mode Wait ModeOperating Modes Flash Protection Violations Security Unsecuring the MCU using Backdoor Key Access Flash Reset Sequence ResetsReset While Flash Command Active Program and Erase Times Security Set PRDIV8 and clock divider fields in CSR3 SyncStop Device is unsecure Microcontroller Reset Chapter Resets, Interrupts, and General System Control Computer Operating Properly COP Watchdog COP Configuration OptionsControl Bits Clock Source COP Overflow Count Copclks Copt Illegal Address Reset Illegal Operation ResetPin Configuration Options Interrupts and Exceptions Low-Voltage Detect LVD System Power-On Reset OperationEdge and Level Sensitivity External Interrupt Initialization Peripheral Clock Gating LVD Reset OperationLVD Interrupt Operation Low-Voltage Warning LVW Interrupt Operation Irqsc Register Field Descriptions Interrupt Pin Request Status and Control Register IrqscIrqpdd Irqedg Irqpe Irqf Irqie Irqmod Irqack Irqpdd POR System Reset Status Register SRS POR LVR System Options Register 1 SOPT1 SOPT1 Register Field Descriptions System Options Register 2 SOPT2 SOPT2 Register Field Descriptions System Device Identification Register SDIDH, SdidlSPI1PS SPSCLK1 MOSI1 MISO1 SS1 IIC1PS SDA1 SCL1 Sdidl Register Field Descriptions Sdidh Register Field DescriptionsLvdf Lvdie LVDRE2 Lvdse LVDE2 Bgbe Lvdack LPR Lprs Lpwui Ppde Ppdc Ppdack SPMSC1 Register Field Descriptions SPMSC2 Register Field Descriptions Lvwf Lvdv Lvwv Lvwie 11. LVD and LVW Trip Point Typical Values1Lvwf Lvdvlvwv System Clock Gating Control 2 Register SCGC2 System Clock Gating Control 1 Register SCGC112. SCGC1 Register Field Descriptions TPM3 RTC SPI2 SPI1 13. SCGC2 Register Field DescriptionsFLS Freescale Semiconductor 109 110 Freescale Semiconductor Freescale Semiconductor 111 112 Freescale Semiconductor Port Data and Data Direction Chapter Parallel Input/Output ControlFreescale Semiconductor 113 Port Slew Rate Enable Port Internal Pull-up EnablePull-up, Slew Rate, and Drive Strength Data Direction Control Port Data Register Port Read Port Drive Strength Select Port Data Set, Clear and Toggle Data RegistersFreescale Semiconductor 115 Keyboard Interrupts V1 ColdFire Rapid Gpio FunctionalityPort Data Set Registers Port Data Clear Registers Edge and Level Sensitivity Edge Only SensitivityPull-up/Pull-down Resistors Freescale Semiconductor 117 Parallel I/O, Keyboard Interrupt, and Pin Control Registers Pin Behavior in Stop ModesKeyboard Interrupt Initialization Port a Registers Port a Data Register Ptad Port a Pull Enable Register PtapePort a Data Direction Register Ptadd PTAD7 PTAD6 PTAD5 PTAD41 PTAD3 PTAD2 PTAD1 PTAD0 Port a Drive Strength Selection Register Ptads Port a Slew Rate Enable Register PtasePTAPE7 PTAPE6 PTAPE5 PTAPE4 PTAPE3 PTAPE2 PTAPE1 PTAPE0 PTASE7 PTASE6 PTASE5 PTASE4 PTASE3 PTASE2 PTASE1 PTASE0 Port B Data Register Ptbd Port B RegistersPort B Data Direction Register Ptbdd Ptads Register Field Descriptions Port B Slew Rate Enable Register Ptbse Port B Pull Enable Register PtbpePtbdd Register Field Descriptions Ptbpe Register Field Descriptions Port B Drive Strength Selection Register Ptbds Port C RegistersPort C Data Register Ptcd 10. Ptbds Register Field Descriptions Port C Data Set Register Ptcset Port C Data Direction Register PtcddPort C Data Clear Register Ptcclr 12. Ptcdd Register Field Descriptions Port C Toggle Register Ptctog Port C Pull Enable Register Ptcpe14. Ptcclr Register Field Descriptions 16. Ptcpe Register Field Descriptions Port D Registers Port C Slew Rate Enable Register PtcsePort C Drive Strength Selection Register Ptcds Port D Data Register Ptdd Port D Data Direction Register Ptddd Port D Pull Enable Register Ptdpe19. Ptdd Register Field Descriptions 20. Ptddd Register Field Descriptions Port E Registers Port D Slew Rate Enable Register PtdsePort D Drive Strength Selection Register Ptdds Port E Data Register Pted Port E Data Set Register Pteset Port E Data Direction Register Ptedd24. Pted Register Field Descriptions 25. Ptedd Register Field Descriptions Port E Data Clear Register Pteclr Port E Pull Enable Register PtepePort E Toggle Register Ptetog PTEPE7 PTEPE6 PTEPE5 PTEPE4 PTEPE3 PTEPE2 PTEPE1 PTEPE0 Port E Drive Strength Selection Register Pteds Port E Slew Rate Enable Register Ptese29. Ptepe Register Field Descriptions 30. Ptese Register Field Descriptions Port F Registers Port F Pull Enable Register PtfpePort F Data Register Ptfd Port F Data Direction Register Ptfdd Port F Drive Strength Selection Register Ptfds Port F Slew Rate Enable Register Ptfse34. Ptfpe Register Field Descriptions 35. Ptfse Register Field Descriptions Port G Data Register Ptgd Port G RegistersPort G Data Direction Register Ptgdd 36. Ptfds Register Field Descriptions Port G Slew Rate Enable Register Ptgse Port G Pull Enable Register PtgpePort G Drive Strength Selection Register Ptgds 39. Ptgpe Register Field Descriptions Port H Data Register Pthd Port H RegistersPort H Data Direction Register Pthdd 41. Ptgds Register Field Descriptions Port H Slew Rate Enable Register Pthse Port H Pull Enable Register PthpePort H Drive Strength Selection Register Pthds 44. Pthpe Register Field Descriptions Port J Data Register Ptjd Port J RegistersPort J Data Direction Register Ptjdd Port J Slew Rate Enable Register Ptjse Port J Pull Enable Register PtjpePort J Drive Strength Selection Register Ptjds 49. Ptjpe Register Field Descriptions 10.1 KBI1 Interrupt Status and Control Register KBI1SC Keyboard Interrupt 1 KBI1 Registers51. Ptjds Register Field Descriptions 52. KBI1 Pin Mapping 10.2 KBI1 Interrupt Pin Select Register KBI1PE Keyboard Interrupt 1 KBI2 Registers10.3 KBI1 Interrupt Edge Select Register KBI1ES 11.2 KBI2 Interrupt Pin Select Register KBI2PE 11.1 KBI2 Interrupt Status and Control Register KBI2SC57. KBI2SC Register Field Descriptions 58. KBI2PE Register Field Descriptions 59. KBI2ES Register Field Descriptions 11.3 KBI2 Interrupt Edge Select Register KBI2ESFreescale Semiconductor 143 144 Freescale Semiconductor Overview Chapter ColdFire Core Memory Map/Register Description Supervisor Access Only Registers Supervisor/User Access RegistersData Registers D0-D7 ColdFire Core Programming Model Supervisor/User Stack Pointers A7 and OTHERA7 Address Registers A0-A6Data Freescale Semiconductor 149 Condition Code Register CCR Vector Base Register VBR Program Counter PCCCR Field Descriptions CPU Configuration Register Cpucr SR Field Descriptions Status Register SRBWD Instruction Set Architecture Isac Functional DescriptionInstruction Enhancements over Revision Isaa Instruction Description Exception Processing Overview Vector Stacked Exception Vector AssignmentsAssignment Numbers Offset Hex Counter Assignment Exception Stack Frame DefinitionNumbers Offset Hex Counter SSP → 2.2 S08 and ColdFire Exception Processing Comparison Fault Status EncodingsFormat Field Encodings FS30 Definition Attribute S08 V1 ColdFire Exception Processing ComparisonRTI RTE Address Error Exception Access Error ExceptionProcessor Exceptions Freescale Semiconductor 159 10. ColdFire Opword Line Definition Illegal Instruction ExceptionLine OpMode Effective Address OpwordLine Instruction Class Trace Exception Privilege ViolationFreescale Semiconductor 161 Unimplemented Line-A Opcode RTE and Format Error ExceptionUnimplemented Line-F Opcode Debug Interrupt Trap Instruction Exception Fault-on-Fault HaltUnsupported Instruction Exception Interrupt Exception Access User read-only BDM read-only Reset ExceptionBDM Load 0x60 D0 Store 0x40 D0 VER REV 11. D0 Hardware Configuration Info Field Description Flashsz 12. D1 Hardware Configuration Information Field DescriptionSramsz Timing Assumptions Instruction Execution Timing13. Misaligned Operand References Address10 Size Bus Additional Operations CR/W 14. Move Byte and Word Execution Times Move Instruction Execution Times15. Move Long Execution Times Source Destination Ax+ D16,Ax D8,Ax,Xi*SF Xxx.wl 16. One Operand Instruction Execution Times Standard One Operand Instruction Execution TimesEffective Address Opcode An+ D16,An D8,An,Xn*SF Xxx.wl #xxx 17. Two Operand Instruction Execution Times Standard Two Operand Instruction Execution Times 18. Miscellaneous Instruction Execution Times Miscellaneous Instruction Execution TimesOpcode Effective Address An+ D16,An D8,An,Xn*SF Xxx.wl #xxx 19. General Branch Instruction Execution Times Branch Instruction Execution Times20. Bcc Instruction Execution Times Attribute Chapter Interrupt Controller CF1INTCHCS08 Interrupt Controller CF1INTC V1 ColdFire Exception Vector Table 0x148 Next ACMPx 0x14C 0x134 Next SCI1rx 0x138 SCI1tx 0x13C IICx 0x140 KBIx 0x1440x150 Next SCI2rx 0x154 SCI2tx 0x158 0x180 Next To V1 ColdFire core Interrupt Source NumberFreescale Semiconductor 177 Memory Map and Register Definition External Signal DescriptionModes of Operation Intc Force Interrupt Register Intcfrc Memory MapCF1INTC Memory Map Intcfrc Field Descriptions INTCPL6P7,6 Field Descriptions Intc Wake-up Control Register IntcwcrFreescale Semiconductor 181 Intcwcr Field Descriptions Intc Set Interrupt Force Register IntcsfrcENB Intcsfrc Field Descriptions Intc Clear Interrupt Force Register IntccfrcIntccfrc Field Descriptions Offset CF1INTCBASE + 0x1F Intccfrc Vecn Swiack Intc Software and Level-nIACK Registers n = 1,2,3,...,7 INTCSWIACK, INTCLVLnIACK Field Descriptions Interrupt Request Level and Priority Assignments10. Legend for Table Priority within Level Midpoint TPM1ch0 TPM1ch1 TPM1ch2 TPM1ovfl 12. V1 ColdFire Interrupt AssignmentsTPM2ch0 TPM2ch1 TPM2ch2 TPM2ovfl Handling of Non-Maskable Level 7 Interrupt Requests Application Information Initialization InformationEmulation of the HCS08’s 1-Level IRQ Handling More on Software IACKs Using INTCPL6P7,6 RegistersFreescale Semiconductor 189 ISR Code Snippet with Swiack Freescale Semiconductor 191 192 Freescale Semiconductor Freescale Semiconductor 193 Chapter Rapid Gpio Rgpio V1 ColdFire Core Freescale Semiconductor 195 Core IFPOEP Dsoc RAM Rgpio Module RgpioPin Muxing + Pad Logic On-platform Bus RGPIODATA150 Rgpio Module External I/O Signals Detailed Signal DescriptionsRgpio Detailed Signal Descriptions Rgpio Write Memory Map Memory Map/Register DefinitionRgpio Read Memory Map Rgpio Data Rgpiodata Rgpio Data Direction RgpiodirRgpiodir Field Descriptions DIR Rgpio Clear Data Rgpioclr Rgpio Pin Enable Rgpioenb Rgpio Toggle Data Rgpiotog Rgpio Set Data RgpiosetRgpioclr Field Descriptions Rgpioset Field Descriptions 10. Rgpiotog Field Descriptions Application 1 Simple Square-Wave GenerationTOG Field Description 15-0 Rgpio Toggle Data 11. Square-Wave Output Performance SPI Speed @ Relative CPU f = 50 MHz 12. Emulated SPI Performance using Gpio Outputs29x Freescale Semiconductor 205 206 Freescale Semiconductor ACMP/TPM Configuration Information Acmp Configuration InformationChapter Analog Comparator 3V ACMPVLPV1 Acmp Clock Gating Interrupt Vectors Freescale Semiconductor 209 210 Freescale Semiconductor Wait Mode Operation Block DiagramStop3 Mode Operation Stop2 Mode Operation Status and Control Register ACMPxSC Register DefinitionAcbgs Acpe Acie ACF AC IRQ ACMP1 ACMP0 ACO ACMOD1 ACMOD2 SET ACF ACMPxSC Field Descriptions InterruptsAcme Acmod 214 Freescale Semiconductor ADC Clock Gating Chapter Analog-to-Digital Converter S08ADC12V1Freescale Semiconductor 215 Analog-to-Digital Converter S08ADC12V1 Channel Assignments Module ConfigurationsAlternate Clock ADC Channel Assignment Hardware Trigger Temperature Sensor Freescale Semiconductor 219 2provides a block diagram of the ADC module Name Function Signal PropertiesAD27-AD0 Analog Ground Vssad Analog Power VddadVoltage Reference High Vrefh Voltage Reference Low Vrefl Input Channel Select CocoInput Select Data Result High Register Adcrh Status and Control Register 2 ADCSC2ADCSC2 Register Field Descriptions Adact Compare Value High Register Adccvh Data Result Low Register AdcrlADR10 ADR9 ADR8 ADCV11 ADCV10 ADCV9 ADCV8 Compare Value Low Register Adccvl Configuration Register AdccfgAdccfg Register Field Descriptions Adlpc Clock Divide Select Pin Control 1 Register APCTL1Conversion Modes Input Clock Select 10. APCTL1 Register Field Descriptions Pin Control 2 Register APCTL2ADPC15 ADPC14 ADPC13 ADPC12 ADPC11 ADPC10 ADPC9 ADPC8 11. APCTL2 Register Field Descriptions Pin Control 3 Register APCTL3ADPC15 ADPC23 ADPC21 12. APCTL3 Register Field DescriptionsADPC20 ADPC16 Input Select and Pin Control Clock Select and Divide ControlHardware Trigger Conversion Control Completing Conversions Initiating ConversionsAborting Conversions Freescale Semiconductor 231 Sample Time and Total Conversion Time Power Control13. Total Conversion Time vs. Control Conditions Adiclk Adlsmp Automatic Compare Function MCU Wait Mode Operation MCU Stop2 Mode Operation MCU Stop3 Mode OperationStop3 Mode With Adack Disabled Stop3 Mode With Adack Enabled Initialization Sequence ADC Module Initialization ExamplePseudo-Code Example Freescale Semiconductor 235 Reset Initialize ADC Adccfg = ADCSC2 = ADCSC1 = Check No External Pins and RoutingCOCO=1? Yes Read Adcrh Then Adcrl To Clear Coco Bit Continue Analog Reference Pins Analog Supply PinsAnalog Input Pins Freescale Semiconductor 237 Sampling Error Sources of ErrorPin Leakage Error Noise-Induced Errors Linearity Errors Code Width and Quantization ErrorLsb = Freescale Semiconductor 239 Code Jitter, Non-Monotonicity, and Missing Codes Freescale Semiconductor 241 242 Freescale Semiconductor Chapter Internal Clock Source S08ICSV3 Stop2 Mode ConsiderationsExternal Oscillator Freescale Semiconductor 243 Internal Clock Source S08ICSV3 Freescale Semiconductor 245 246 Freescale Semiconductor Freescale Semiconductor 247 HGO, RANGE, EREFS, ERCLKEN, Erefsten 2is the ICS block diagram FLL Bypassed External Low Power Fbelp FLL Bypassed Internal Low Power FbilpICS Register Summary Rdiv Irefs ICSC1 Field Descriptions ICS Control Register 1 ICSC1Clks Rdiv Irefs Irclken Irefsten Reference Divide Factor ICS Trim Register Icstrm ICS Control Register 2 ICSC2ICSC2 Field Descriptions Bdiv Range HGO Erefs Erclken Erefsten Icstrm Field Descriptions ICS Status and Control IcsscIcssc Field Descriptions DMX32 Irefst Clkst Oscinit FTRIM1 DRS 512 16 20 MHz Reference range FLL factor DCO range608 19.92 MHz 1024 32 40 MHz FLL Engaged Internal FEI Operational ModesIREFS=1 CLKS=00 IREFS=0 IREFS=0 CLKS=10 FLL Engaged External FEE FLL Bypassed Internal Low Power FbilpFLL Bypassed Internal FBI FLL Bypassed External FBE FLL Bypassed External Low Power Fbelp Mode SwitchingBus Frequency Divider Stop DCO Maximum Frequency with 32.768 kHz Oscillator Low Power Bit UsageInternal Reference Clock External Reference Clock Local Clock Fixed Frequency Clock Chapter Inter-Integrated Circuit S08IICV2 Module ConfigurationIIC1 Position Options SOPT2IIC1PS MCF51QE128 Series Block Diagram Highlighting the IIC Modules Freescale Semiconductor 261 262 Freescale Semiconductor SDA Serial Data Line SCL Serial Clock LineFreescale Semiconductor 263 IIC Frequency Divider Register Iicf IIC Address Register IicaIica Field Descriptions = Unimplemented or Reserved Hold Time Values for 8 MHz Bus Speed Iicf Field DescriptionsHold Times μs Mult ICR SDA ICR SCL IIC Divider and Hold Values IICC1 Field Descriptions IIC Control Register IICC1 Iics Field Descriptions IIC Status Register IicsTCF IIC Control Register 2 IICC2 IIC Data I/O Register IicdIicd Field Descriptions Freescale Semiconductor 269 IICC2 Field Descriptions IIC ProtocolGcaen Slave Address Transmission Start SignalFreescale Semiconductor 271 Repeated Start Signal Stop SignalArbitration Procedure Data Transfer Handshaking Clock SynchronizationClock Stretching Freescale Semiconductor 273 Master-Transmitter Addresses a Slave-Receiver 13.4.2 10-bit AddressMaster-Receiver Addresses a Slave-Transmitter General Call Address ResetsByte Transfer Interrupt Address Detect Interrupt 276 Freescale Semiconductor Module Initialization Slave Initialization/Application InformationModule Initialization Master Module Use 12. Typical IIC Interrupt Routine Freescale Semiconductor 279 280 Freescale Semiconductor ADC Hardware Trigger Chapter Real-Time Counter S08RTCV1RTC Clock Sources RTC Modes of Operation Interrupt Vector Freescale Semiconductor 283 MCF51QE128 Block Diagram Highlighting RTC Block and Pins Active Background Mode LPO RTC Register SummaryErclk Irclk Rtcsc Field Descriptions RTC Status and Control Register RtcscRTC Prescaler Divide-by values Rtif RTC Modulo Register Rtcmod RTC Counter Register RtccntRtccnt Field Descriptions Rtcmod Field Descriptions Prescaler Period RTC Operation ExampleRtcps KHz Internal Clock MHz External Clock Rtclks = Rtccnt Rtif Internal 1-kHz Clock Source RTC Clock Rtcps =0x52 0x53 0x54 0x55 0x00 0x01 Freescale Semiconductor 289 290 Freescale Semiconductor SCI Clock Gating Chapter Serial Communications Interface S08SCIV4Freescale Semiconductor 291 Serial Communications Interface S08SCIV4 Module Initialization 294 Freescale Semiconductor Freescale Semiconductor 295 3shows the transmitter portion of the SCI Freescale Semiconductor 297 SCI Receiver Block Diagram SCIxBDH Field Descriptions SCI Baud Rate Registers SCIxBDH, SCIxBDLLbkdie SCIxBDL Field Descriptions SCI Control Register 1 SCIxC1Loops Sciswai Rsrc Wake ILT Loops SCIxC2 Field Descriptions SCI Control Register 2 SCIxC2TIE Tdre Rdrf Idle SCI Status Register 1 SCIxS1 No parity error Framing errorParity error SCIxD SCIxS2 Field Descriptions SCI Status Register 2 SCIxS2Lbkdif Rxedgif Rxinv Rwuid BRK13 Lbkde RAF RXINV1 SCIxC3 Field Descriptions SCI Control Register 3 SCIxC3Txdir TXINV1 Baud Rate Generation SCI Data Register SCIxDFreescale Semiconductor 305 Send Break and Queued Idle Transmitter Functional Description Data Sampling Technique Receiver Functional DescriptionBreak Character Length BRK13 Idle-Line Wakeup Receiver Wakeup Operation Freescale Semiconductor 309 Interrupts and Status Flags Loop Mode Stop Mode OperationAdditional SCI Functions 15.3.5.1 8- and 9-Bit Data Modes Freescale Semiconductor 311 Single-Wire Operation 312 Freescale Semiconductor SPI Clock Gating Chapter Serial Peripheral Interface S08SPIV3Freescale Semiconductor 313 MCF51QE128 Block Diagram Highlighting SPI Block and Pins Freescale Semiconductor 315 316 Freescale Semiconductor SPI System Block Diagram Block DiagramsFreescale Semiconductor 317 SPI Module Block Diagram Freescale Semiconductor 319 SPI Baud Rate Generation Mosi Master Data Out, Slave Data Spsck SPI Serial ClockMiso Master Data In, Slave Data Out SS Slave Select SPI in Stop Modes Modes of OperationSPI Control Register 1 SPIxC1 SPIxC1 Field Descriptions SPI Control Register 2 SPIxC2 Master Mode Slave ModeSS Pin Function Modfen Ssoe SPI Baud Rate Register SPIxBR SPI Stop in Wait ModeSPIxC2 Register Field Descriptions Modfen Bidiroe Spiswai SPIxBR Register Field Descriptions SPI Status Register SPIxSSppr SPR SPI Data Register SPIxD SPI Clock Formats Freescale Semiconductor 327 10. SPI Clock Formats Cpha = 11. SPI Clock Formats Cpha = SPI Interrupts Freescale Semiconductor 329 Mode Fault Detection 330 Freescale Semiconductor TPM Clock Gating Chapter Timer/Pulse-Width Modulator S08TPMV3Freescale Semiconductor 331 Timer/Pulse-Width Modulator S08TPMV3 Freescale Semiconductor 333 334 Freescale Semiconductor Freescale Semiconductor 335 336 Freescale Semiconductor Freescale Semiconductor 337 TPM Block Diagram Extclk Signal Description Extclk External Clock Source TPMxCHn TPM Channel n I/O PinsFreescale Semiconductor 339 High-True Pulse of an Edge-Aligned PWM TPMxSC Field Descriptions TPM Status and Control Register TPMxSCTOF Toie Cpwms Clksb Clksa PS2 PS1 TOF TPM-Clock-Source Selection TPM Counter Registers TPMxCNTHTPMxCNTLPrescale Factor Selection Clksbclksa TPMxCNT158 Any write to TPMxCNTH clears the 16-bit counter TPM Counter Modulo Registers TPMxMODHTPMxMODLTPMxCNT70 Any write to TPMxCNTL clears the 16-bit counter Freescale Semiconductor 343 TPMxMOD158 TPM Channel n Status and Control Register TPMxCnSCTPMxMOD70 CHnF CHnIE MSnB MSnA ELSnB ELSnA TPMxCnSC Field Descriptions MSnBMSnA ELSnBELSnA Mode ConfigurationMode, Edge, and Level Selection Cpwms Mode, Edge, and Level Selection TPM Channel Value Registers TPMxCnVHTPMxCnVLTPMxCnV158 TPMxCnV70 Counter Clock Source CounterFreescale Semiconductor 347 TPM Clock Source Selection Counter Overflow and Modulo Reset Manual Counter Reset Channel Mode SelectionInput Capture Mode Output Compare Mode 15. PWM Period and Pulse Width ELSnA=0 Edge-Aligned PWM Mode Freescale Semiconductor 351 Center-Aligned PWM Mode Description of Reset Operation Reset OverviewGeneral Interrupt Local Source Description Enable Timer Overflow Interrupt TOF DescriptionDescription of Interrupt Operation Interrupt Summary Center-Aligned PWM Case Channel Event Interrupt Description Freescale Semiconductor 355 Chapter Version 1 ColdFire Debug CF1DEBUG OEP Version 1 ColdFire Core CF1CorePST Bkgd BDC Debug Revision Summary Modes of OperationsRevision Csrhrl CSR2D1HRL Command Type Flash BDM Command TypesCore Status Command Set BDM? Debug Module Signals Description External Signal DescriptionsBDM GO Debug Module Memory Map DRc Register Name Width Access Reset Value Section BitsCPU Configuration/Status Register CSR Bstat FOF TRG Halt Bkpt HRL BKD IPW CSR Field DescriptionsTRC DDC UHE BTB NPL IPI SSM FID DDH TRC Xcsr Reference Summary Extended Configuration/Status Register XcsrMethod Reference Details Apcsc Apce CPU Cstat Halt Stop Eseqc Clksw SEC Erase EnbdmXcsr CPU State SEC R Eseqc WErase W CSR2 Reference Summary Configuration/Status Register 2 CSR2Xcsr CSR2 Syncpc Interval CSR2 Field Descriptions Pstb Valid Data Locations Oldest to Newest PSTBWA7 10. CSR3 Reference Summary Configuration/Status Register 3 CSR3Pstbss Start Condition Stop Condition BFC Bfcdiv DIV8 BDM Address Attribute Register BaarBFCDIV8 SZM TTM TMM Address Attribute Trigger Register Aatr BDM memory commands Normal processor access Else Reserved Signal of the processor’s local busTrigger Definition Register TDR SZM L2EA L2EDL2T L1T L1EA L2T Program Counter Breakpoint/Mask Registers PBR0-3, Pbmr Three bits disables the address breakpointNo inversion Invert data breakpoint comparators 15. PBR0 Field Descriptions Mask ResetDRc 0x08 PBR0 DRc 0x09 Pbmr 17. Pbmr Field Descriptions Address Breakpoint Registers ABLR, AbhrAbhr Ablr 19. Abhr Field Description Data Breakpoint and Mask Registers DBR, Dbmr21. Dbmr Field Descriptions 22. Access Size and Operand Data Location Background Debug Mode BDMAddress1 Access Size Operand Location Resulting Set of Possible Trigger Combinations 23. CPU Halt Sources CPU HaltHalt Source Halt Timing Description Cpucrard = Cpucrird = Background Debug Serial Interface Controller BDC BDM Communication Details Freescale Semiconductor 385 15. BDC Host-to-Target Serial Bit Timing 16. BDC Target-to-Host Serial Bit Timing Logic Freescale Semiconductor 387 BDM Command Set Descriptions Memory Commands Miscellaneous CommandsCore Register Commands PST Trace Buffer Read Commands CRG 24. BDM Command Code Field DescriptionsCRG CRN VBR 25. BDM Command Summary BDM Command Set SummaryAckdisable Ackenable Readdreg ReadcregReadpstb Writecreg Syncpc Enable host/target handshake protocol Always Available Disable host/target handshake protocol Always Available0x03 Freescale Semiconductor 393 0x32 Host → Target Memory data7-0 Target → 0x36 Enter active background mode if enabled Non-intrusiveData7-0 0x3A Memory Xcsrsb 0x330x37 0x3B Target 0x16 Memory Data15-8 Memory data7-0 0x12 Memory data7-00x12 Memory Target → Host 0x16 Memory Read CPU control register Active Background No operation Non-intrusive 0xA0+CRN Host → Target Dreg data Read debug control register Non-intrusive0x30 Address23-0 Target Memory data7-0 Target → Host 0x35 0x310x39 0x50+CRN Host → Target Pstb data Read Xcsr Status Byte Always Available Read general-purpose CPU register Active BackgroundRead CSR2 Status Byte Always Available Read CSR3 Status Byte Always Available Write CPU control register Active Background Synchronize PC to PST/DDATA Signals Non-intrusive0xC0+CRN Creg data Freescale Semiconductor 401 0x80+CRN Dreg data Write debug control register Non-intrusive0x10 Address23-0 Memory Data7-0 Host → target Write general-purpose CPU register Active Background Write Xcsr Status Byte Always Available Serial Interface Hardware Handshake ProtocolWrite CSR2 Status Byte Always Available Write CSR3 Status Byte Always Available Freescale Semiconductor 405 19. Target Acknowledge Pulse ACK 20. Handshake Protocol at Command Level Hardware Handshake Abort Procedure Freescale Semiconductor 407 21signal timing is not drawn to scale 21. ACK Abort Procedure at the Command Level Real-Time Trace Support Real-Time Debug SupportFreescale Semiconductor 409 26. Processor Status Encodings Enter user modePST40 Definition Instructions, generate different encodings 0x08-0x0B Begin Execution of Taken Branch PST =Freescale Semiconductor 411 PST Values Description 23. Example JMP Instruction Output in Pstb 18.4.3.3 PST/DDATA Example PST Trace Buffer PstbPstbpst Pstbddata Processor Status, Debug Data Definition Instruction Operand Syntax 27. PST/DDATA Specification for User-Mode InstructionsPST/DDATA Freescale Semiconductor 415 416 Freescale Semiconductor Freescale Semiconductor 417 Supervisor Instruction Set Freescale-Recommended BDM Pinout GND ResetNo Connect Freescale Semiconductor 419 420 Freescale Semiconductor Changes between Rev and Rev Appendix a Revision HistoryMCF51QE128RM Rev to Rev Changes Chapter Description Revision History Page How to Reach Us