
Testability
R
Chain 6 Ball | Element # | Signal Name | Note | Initial Logic Level |
|
|
|
|
|
AC9 | 35 | HD35# | Input | 1 |
|
|
|
|
|
AD9 | 36 | HD37# | Input | 1 |
|
|
|
|
|
AH7 | 37 | HD24# | Input | 1 |
|
|
|
|
|
AH5 | 38 | HD31# | Input | 1 |
|
|
|
|
|
AG8 | 39 | HD27# | Input | 1 |
|
|
|
|
|
Y4 | 40 | DEFER# | Input | 1 |
|
|
|
|
|
W7 | 41 | RS1# | Input | 1 |
|
|
|
|
|
AE24 | 42 | SBA6 | Output | N/A |
|
|
|
|
|
Table 30. XOR Chain 7
Chain 7 Ball | Element # | SDR Ball name | Note | Initial Logic Level |
|
|
|
|
|
AG6 | 1 | HD29# | Input | 1 |
|
|
|
|
|
AG5 | 2 | HD16# | Input | 1 |
|
|
|
|
|
AG7 | 3 | HD28# | Input | 1 |
|
|
|
|
|
AF6 | 4 | HD19# | Input | 1 |
|
|
|
|
|
AF8 | 5 | HD30# | Input | 1 |
|
|
|
|
|
AE6 | 6 | HDSTBN1# | Input | 1 |
|
|
|
|
|
AG4 | 7 | DBI1# | Input | 1 |
|
|
|
|
|
AH3 | 8 | HD25# | Input | 1 |
|
|
|
|
|
AE8 | 9 | HD18# | Input | 1 |
|
|
|
|
|
AG2 | 10 | HD17# | Input | 1 |
|
|
|
|
|
AF4 | 11 | HD26# | Input | 1 |
|
|
|
|
|
AH2 | 12 | HD20# | Input | 1 |
|
|
|
|
|
AE5 | 13 | HD23# | Input | 1 |
|
|
|
|
|
AG3 | 14 | HD22# | Input | 1 |
|
|
|
|
|
AF3 | 15 | HD21# | Input | 1 |
|
|
|
|
|
AD7 | 16 | HD10# | Input | 1 |
|
|
|
|
|
AC7 | 17 | HD11# | Input | 1 |
|
|
|
|
|
AC8 | 18 | HD14# | Input | 1 |
|
|
|
|
|
AD5 | 19 | DBI0# | Input | 1 |
|
|
|
|
|
AC6 | 20 | HD12# | Input | 1 |
|
|
|
|
|
AE2 | 21 | HD15# | Input | 1 |
|
|
|
|
|
AB7 | 22 | HD9# | Input | 1 |
|
|
|
|
|
AE3 | 23 | HD8# | Input | 1 |
|
|
|
|
|
AD4 | 24 | HDSTBN0# | Input | 1 |
|
|
|
|
|
Intel® 82845 MCH for SDR Datasheet | 147 |