PCISTS-PCI Status Register Device, Size Bits | Intel 845 specification

Register Description

R

3.5.4PCISTS—PCI Status Register (Device 0)

Address Offset:	06–07h
Default Value:	0090h
Access:	RO, R/WC
Size:	16 bits

PCISTS is a 16-bit status register that reports the occurrence of error events on Device 0s on the hub interface. Since MCH Device 0 is the Host-to-hub interface bridge, many of the bits are not implemented.

Bit		Description

15	Reserved.

14	Signaled System Error (SSE)—R/WC.
	0	= Software clears this bit by writing a 1 to it.
	1	= MCH Device 0 generated an SERR message over the hub interface for any enabled Device
		0 error condition. Device 0 error conditions are enabled in the PCICMD and ERRCMD
		Registers. Device 0 error flags are read/reset from the PCISTS or ERRSTS Registers.

13	Received Master Abort Status (RMAS)—R/WC.
	0	= Software clears this bit by writing a 1 to it.
	1	= MCH generated a hub interface request that receives a Master Abort completion packet or
		Master Abort Special Cycle.

12	Received Target Abort Status (RTAS)—R/WC.
	0	= Software clears this bit by writing a 1 to it.
	1	= MCH generated a hub interface request that receives a Target Abort completion packet or
		Target Abort Special Cycle.

11	Signaled Target Abort Status (STAS)—RO.Not Implemented; Hardwired to 0. The MCH will
	not generate a Target Abort hub interface completion packet or special cycle.

10:9	DEVSEL Timing (DEVT)—RO.Hardwired to 00. Hub interface does not comprehend
	DEVSEL# protocol.

8	Master Data Parity Error Detected (DPD)—RO. Not Implemented; Hardwired to 0. PERR
	signaling and messaging are not implemented by the MCH.

7	Fast Back-to-Back (FB2B)—RO. Hardwired to 1.

6:5	Reserved.

4	Capability List (CLIST)—RO.
	1	= Indicates to the configuration software that this device/function implements a list of new
		capabilities. A list of new capabilities is accessed via the CAPPTR Register (offset 34h).
		CAPPTR contains an offset pointing to the start address within configuration space of this
		device where the AGP Capability standard register resides.

3:0	Reserved.

Intel® 82845 MCH for SDR Datasheet

47

Image 47

Intel 845 manual PCISTS-PCI Status Register Device, Address Offset 06-07h Default Value 0090h Access, Size Bits

Contents

Document Number Intel 845 Chipset 82845 Memory Controller Hub MCH for SDR Intel 82845 MCH for SDR Datasheet Contents Register Device PMLIMIT1-Prefetchable Memory Limit Address SMLT1-Secondary Master Latency Timer Register DeviceSystem Management Mode SMM Memory Range 103 PMBASE1-Prefetchable Memory Base Address 118 114115 117 Tables Revision Description Date Revision History Intel 82845 MCH Features System Block Diagram Term Description Terminology and NotationsGeneral Terminology Number Format Notation Example Data Type NotationNumber Format Notation Data Type Size Document Reference Documents Intel 82845 MCH Overview Intel 845 Chipset System Architecture System Bus Interface System Bus Error Checking Technology SDR PC133 System Memory InterfaceAGP Interface Memory Capacity Interface Speed Processor Bclk Hub InterfaceIntel MCH Clocking Intel MCH Clock Ratio Table System Interrupts Powerdown Flow Signal Description Intel MCH Simplified Block Diagram Strobe Address Bits System Bus SignalsSignal Name Type Description DBIx# Data Bits RS20 Response Type Strobe Data Bits Sdram Column Address Strobe SCAS# is used with SRAS# SDR Sdram Interface SignalsHub Interface Signals During FRAME# Operation Not Used AGP Interface SignalsAGP Addressing Signals During SBA Operation Not Used WBF# AGP Flow Control SignalsAGP Status Signals RBF# 5 AGP/PCI Signals AGP Strobes Signals Parity Command/Byte Enable RSTIN# Clocks, Reset, and Miscellaneous SignalsBclk BCLK# Cmos System Memory Rcomp Voltage Reference and Power SignalsAGTL+ Bus Termination Voltage Inputs These pins provide System Bus Interface Reset States During ResetSignal Name State Register Terminology Register Description MCH Function Bus 0, Device # PCI Bus Configuration Space AccessIntel MCH Internal Device Assignments Routing Configuration Accesses Standard PCI Bus Configuration Mechanism I/O Mapped Registers CONFADDR-Configuration Address Register Bit Descriptions Configuration Enable Cfge Memory-mapped Register Address Map CONFDATA-Configuration Data RegisterAddress 0CFCh Default Value 00000000h Access Size Bits Memory-Mapped Register Space Row Parameters SDR Clocks Affected Address Offset 2Ch Default Value 00h Access Size BitsDRAMWIDTH-DRAM Width Register DQCMDSTR-Strength Control Register SDQ and CMD Signal Groups Memory Address Offset 31h Default Value 00h Access Size Bits CKESTR-Strength Control Register Scke Signal Group Memory Address Offset 32h Default Value 00h Access Size Bits CSBSTR-Strength Control Register SCS# Signal Group Memory Address Offset 33h Default Value 00h Access Size Bits CKSTR-Strength Control Register Clock Signal Group Memory Address Offset 34h Default Value 00h Access Size Bits RCVENSTR-Strength Control Register Rcvenout Signal Group Value Intel MCH Configuration Space DeviceAddress Register Register Name Default Access Host-Hub Interface Bridge Device Registers Device Esmramc EAPFdhc Smram Bit Description VID-Vendor Identification Register DeviceDID-Device Identification Register Device Bit Description Address Offset 04-05h Default 0006h Access Size Bits PCICMD-PCI Command Register Device Size Bits Address Offset 06-07h Default Value 0090h AccessPCISTS-PCI Status Register Device SUBC-Sub-Class Code Register Device Address Offset 0Ah Default Value 00h Access Size BitsAddress Offset 0Bh Default Value 06h Access Size Bits RID-Revision Identification Register Device Bit Description Hardwired to 00h. Writes have no effect MLT-Master Latency Timer Register DeviceAddress Offset 0Dh Default Value 00h Access Size Bits Address Offset 0Eh Default 00h Access Size Bits Offset 10-13h Default 00000008h Access Size Bits APBASE-Aperture Base Configuration Register Device CAPPTR-Capabilities Pointer Device SVID-Subsystem Vendor Identification DeviceSID-Subsystem Identification Device 15 DRB07-DRAM Row Boundary Registers Device AGPM-AGP Miscellaneous Configuration Register DeviceAddress Offset 51h Default Value 00h Access Size Bits Offset 60-67h DRB0-DRB7 Default 00h Access Size Bits DRA-DRAM Row Attribute Registers Device Offset 70-73h DRA0-DRA3 Default 00h Access Size Bits Corresponding row DRT-DRAM Timing Register Device Offset 78-7Bh Default 00000010h Access Size Bits Offset 7C-7Fh Default 00000000h Access Size Bits DRC-DRAM Controller Mode Register Device = Normal operation Address Offset 86h Default Value 00h Access Size Bits DERRSYN-DRAM Error Syndrome Register DeviceEAP-Error Address Pointer Register Device Bits 7 Bits 6 Bits 5 Bits 4 Description 21 PAM06-Programmable Attribute Map Registers Device PAM6 PAM5 PAM4 PAM3 PAM2 PAM1 PAM0 PAM Register Attributes PAM Reg Attribute Bits Memory Segment Comments Offset DOS Application Area 00000h-9FFFh FDHC-Fixed Dram Hole Control Register Device Address Offset 97h Default Value 00h Access Size Bits SMRAM-System Management RAM Control Register Device Global Smram Enable GSMRAME-R/W/L ESMRAMC-Extended System Mgmt RAM Control Register Device SMRAMCache SMCACHE-RO. Hardwired toSMRAML1EN SML1-RO. Hardwired to SMRAML2EN SML2-RO. Hardwired to ACAPID-AGP Capability Identifier Register Device This register reports AGP device capability/status AGPSTAT-AGP Status Register Device Fast Write Enable Fwen AGPCMD-AGP Command Register DeviceSideBand Address Enable Sbaen AGP Enable Agpen Data Rate 4x Override AGPCTRL-AGP Control Register Device Aperture Size Address Offset B4h Default Value 00h Access Size BitsAPSIZE-Aperture Size Device ATTBASE-Aperture Translation Table Base Register Device Address Offset BCh Default Value 00h Access Size Bits AMTT-AGP Interface Multi-Transaction Timer Register Device Address Offset BDh Default Value 00h Access Size Bits LPTT-AGP Low Priority Transaction Timer Register Device TOM-Top of Low Memory Register Device Address Offset C4-C5h Default Value 0100h Access Size Bits Apic Memory Range Disable APICDIS-R/W MCHCFG-MCH Configuration Register DeviceOffset C6-C7h Default 0000h Access Size Bits Address Offset C8-C9h Default Value 0000h Access Size Bits ERRSTS-Error Status Register Device Serr on Non-DRAM Lock Lckerr ERRCMD-Error Command Register DeviceAddress Offset CA-CBh Default Value 0000h Access Size Bits Single-bit Dram ECC Error Flag Dserr Serr on Single-bit ECC Error Dserr Serr on AGP Access Outside of Graphics Aperture OogfserrSerr on Invalid AGP Access Iaafserr Serr Multiple-Bit Dram ECC Error Dmerrserr Address Offset CE-CDh Default Value 0000h Access Size Bits SMICMD-SMI Command Register DeviceSCICMD-SCI Command Register Device Address Offset CC-CDh Default Value 0000h Access Size Bits SKPD-Scratchpad Data Register Device Address Offset DE-DFh Default Value 0000h Access Size BitsAddress Offset E4h Default Value 0104A009h Access Size Bits Bridge Registers Device Address Symbol Name Default Access Drtc 1 VID1-Vendor Identification Register Device2 DID1-Device Identification Register Device Memory Access Enable MAE1-R/W PCICMD1-PCI-PCI Command Register DeviceAddress Offset 04-05h Default 0000h Access Parity Error Enable PERRE1-RO. Not Implemented Hardwired to PCISTS1-PCI-PCI Status Register Device Address Offset 06-07h Default Value 00A0h AccessDetected Parity Error DPE1-RO. Not Implemented Hardwired to Signaled System Error SSE1-R/WC 7 BCC1-Base Class Code Register Device Address Offset 0Ah Default Value 04h Access Size Bits5 RID1-Revision Identification Register Device SUBC1-Sub-Class Code Register Device 9 HDR1-Header Type Register Device 8 MLT1-Master Latency Timer Register DeviceOffset 0Eh Default 01h Access Size Bits Offset 18h Default 00h Access Size Bits SUBUSN1-Subordinate Bus Number Register Device Offset 19h Default 00h Access Size BitsOffset 1Ah Default 00h Access Size Bits SBUSN1-Secondary Bus Number Register Device Address Offset 1Bh Default Value 00h Access Size Bits SMLT1-Secondary Master Latency Timer Register Device IOLIMIT1-I/O Limit Address Register Device IOBASE1-I/O Base Address Register Device Received Master Abort Status RMAS1-R/WC Address Offset 1E-1Fh Default Value 02A0h AccessDetected Parity Error DPE1-R/WC SSTS1-Secondary PCI-PCI Status Register Device MLIMIT1-Memory Limit Address Register Device Address Offset 20-21h Default Value FFF0h Access Size BitsAddress Offset 22-23h Default Value 0000h Access Size Bits MBASE1-Memory Base Address Register Device PMLIMIT1-Prefetchable Memory Limit Address Register Device Address Offset 24-25h Default Value FFF0h Access Size BitsAddress Offset 26-27h Default Value 0000h Access Size Bits PMBASE1-Prefetchable Memory Base Address Register Device BCTRL1-PCI-PCI Bridge Control Register Device Address Offset 3Eh Default 00h Access Serr on Receiving Target Abort Serta ERRCMD1-Error Command Register DeviceAddress Offset 40h Default Value 00h Access Size Bits DWTC-DRAM Write Thermal Management Control Register Device Address Offset 50-57h Default Value 00h Access Size BitsWrite Thermal Management Mode WTMMode DRTC-DRAM Read Thermal Management Control Register Device Read Thermal Management Mode RTMMode This page is intentionally left blank Addressable Memory Space Memory Address Ranges DOS Compatible Area Address Map Vgab VGA and MDA Memory Space ISA Hole Memory Space PAM Memory Spaces High SMM Memory Space Tseg SMM Memory SpaceIoapic Memory Space System Bus Interrupt Apic Memory Space Hub Interface Subtractive Decode AGP Memory Address RangesAGP Aperture Space Device 0 BAR AGP Memory and Prefetchable Memory AGP Dram Graphics Aperture System Management Mode SMM Memory Range Tseg SMM Space DefinitionSMM Space Restrictions SMM Space Address Ranges Hub Interface Decode Rules I/O Address SpaceIntel MCH Decode Rules and Cross-Bridge Address Mapping AGP Interface Decode Rules Cycles Initiated Using AGP FRAME# Protocol DBI30# System BusDynamic Bus Inversion Upstream Interrupt Messages System Bus Interrupt Delivery Single Data Rate SDR Sdram Interface Overview Memory Organization and ConfigurationSupported Dimm Configurations System Memory Interface Byte Function Data Bytes on Dimm Used for Programming Dram Registers Address Translation and Decoding Memory Address Translation and Decoding AGP Target Operations AGP Interface OverviewDram Performance Description Response as PCIx Target BE30# MCH Host Bridge Command Encoding Fast Writes AGP Signal LevelsAGP Transaction Ordering 4 4x AGP Protocol Data Rate Control Bits PCI Command BE30# Intel MCH EncodingAGP FRAME# Transactions on AGP 116 Processor Power State Control Power and Thermal Management Sleep State Control Intel MCH System Reset and Power SequencingIntel MCH Clocking Absolute Maximum Ratings Power CharacteristicsPower Characteristics Absolute Maximum Ratings Signal Signal Type Signals Signal GroupsSignal Groups BCLK, BCLK# DC Characteristics DC Characteristics Intel 82845 MCH for SDR Datasheet 123 124 Ballout and Package Information Intel 82845 MCH Ballout Diagram Top View-Left Side Intel 82845 MCH Ballout Diagram Top View-Right Side Signal Name Ball # AA5 HADSTB0# HADSTB1#AA2 AB5 130 SBA7 SBA4SBA5 SBA6 132 VSSA0 VSSA1 Package Mechanical Information Intel MCH FC-BGA Package Dimensions Top and Side View Intel MCH FC-BGA Package Dimensions Bottom View 136 XOR Tree Chain XOR Test Mode Initialization AE6 HDSTBP1# Chain 0 Ball Element # Signal Name Initial LogicXOR Chains XOR Chain SCK10 Chain 1 Ball Element # Signal Name Initial Logic SDQ65 Chain 2 Ball Element # Signal Name Initial Logic LevelSDQ22 SDQ64 Chain 3 Ball Element # Signal Name Initial Logic LevelSBCS1 Adstb Chain 4 Ball Element # Signal Name Initial Logic Level Gado Chain 5 Ball Element # Signal Name Initial Logic Level Intel 82845 MCH for SDR Datasheet 145 AH9 DBI2# Chain 6 Ball Element # Signal Name Initial Logic Level AD4 HDSTBN0# Chain 7 Ball Element # SDR Ball name Initial Logic LevelAE6 HDSTBN1# AD5 DBI0# 148