MLT-Master Latency Timer Register Device

3.5.8MLT—Master Latency Timer Register (Device 0)

Address Offset:	0Dh
Default Value:	00h
Access:	RO
Size:	8 bits

The hub interface does not comprehend the concept of Master Latency Timer. Therefore, this register is not implemented.

Bit	Description

7:0	Hardwired to 00h. Writes have no effect.

3.5.9HDR—Header Type Register (Device 0)

Address Offset:	0Eh
Default:	00h
Access:	RO
Size:	8 bits

This register identifies the header layout of the configuration space.

Bit	Description

7:0	Hardwired to 00h. Writes have no effect.

Intel® 82845 MCH for SDR Datasheet

Page 49

Image 49

Intel 845 manual MLT-Master Latency Timer Register Device, HDR-Header Type Register Device

Contents

Document Number Intel 845 Chipset 82845 Memory Controller Hub MCH for SDR Intel 82845 MCH for SDR Datasheet Contents Register Device System Management Mode SMM Memory Range 103 SMLT1-Secondary Master Latency Timer Register DevicePMBASE1-Prefetchable Memory Base Address PMLIMIT1-Prefetchable Memory Limit Address 115 114117 118 Tables Revision Description Date Revision History Intel 82845 MCH Features System Block Diagram General Terminology Terminology and NotationsTerm Description Number Format Notation Data Type NotationData Type Size Number Format Notation Example Document Reference Documents Intel 82845 MCH Overview Intel 845 Chipset System Architecture System Bus Interface System Bus Error Checking AGP Interface System Memory InterfaceMemory Capacity Technology SDR PC133 Intel MCH Clocking Hub InterfaceIntel MCH Clock Ratio Table Interface Speed Processor Bclk System Interrupts Powerdown Flow Signal Description Intel MCH Simplified Block Diagram Signal Name Type Description System Bus SignalsDBIx# Data Bits Strobe Address Bits RS20 Response Type Strobe Data Bits Hub Interface Signals SDR Sdram Interface SignalsSdram Column Address Strobe SCAS# is used with SRAS# AGP Addressing Signals AGP Interface SignalsDuring SBA Operation Not Used During FRAME# Operation Not Used AGP Status Signals AGP Flow Control SignalsRBF# WBF# 5 AGP/PCI Signals AGP Strobes Signals Parity Command/Byte Enable Bclk Clocks, Reset, and Miscellaneous SignalsBCLK# Cmos RSTIN# AGTL+ Bus Termination Voltage Inputs These pins provide Voltage Reference and Power SignalsSystem Memory Rcomp Signal Name Reset States During ResetState System Bus Interface Register Terminology Register Description Intel MCH Internal Device Assignments PCI Bus Configuration Space AccessMCH Function Bus 0, Device # Routing Configuration Accesses Standard PCI Bus Configuration Mechanism I/O Mapped Registers CONFADDR-Configuration Address Register Bit Descriptions Configuration Enable Cfge Address 0CFCh Default Value 00000000h Access Size Bits CONFDATA-Configuration Data RegisterMemory-Mapped Register Space Memory-mapped Register Address Map DRAMWIDTH-DRAM Width Register Address Offset 2Ch Default Value 00h Access Size BitsRow Parameters SDR Clocks Affected DQCMDSTR-Strength Control Register SDQ and CMD Signal Groups Memory Address Offset 31h Default Value 00h Access Size Bits CKESTR-Strength Control Register Scke Signal Group Memory Address Offset 32h Default Value 00h Access Size Bits CSBSTR-Strength Control Register SCS# Signal Group Memory Address Offset 33h Default Value 00h Access Size Bits CKSTR-Strength Control Register Clock Signal Group Memory Address Offset 34h Default Value 00h Access Size Bits RCVENSTR-Strength Control Register Rcvenout Signal Group Address Register Register Name Default Access Intel MCH Configuration Space DeviceHost-Hub Interface Bridge Device Registers Device Value Fdhc EAPSmram Esmramc DID-Device Identification Register Device VID-Vendor Identification Register DeviceBit Description Bit Description Address Offset 04-05h Default 0006h Access Size Bits PCICMD-PCI Command Register Device PCISTS-PCI Status Register Device Address Offset 06-07h Default Value 0090h AccessSize Bits Address Offset 0Bh Default Value 06h Access Size Bits Address Offset 0Ah Default Value 00h Access Size BitsRID-Revision Identification Register Device SUBC-Sub-Class Code Register Device Address Offset 0Dh Default Value 00h Access Size Bits MLT-Master Latency Timer Register DeviceAddress Offset 0Eh Default 00h Access Size Bits Bit Description Hardwired to 00h. Writes have no effect Offset 10-13h Default 00000008h Access Size Bits APBASE-Aperture Base Configuration Register Device SID-Subsystem Identification Device SVID-Subsystem Vendor Identification DeviceCAPPTR-Capabilities Pointer Device Address Offset 51h Default Value 00h Access Size Bits AGPM-AGP Miscellaneous Configuration Register DeviceOffset 60-67h DRB0-DRB7 Default 00h Access Size Bits 15 DRB07-DRAM Row Boundary Registers Device DRA-DRAM Row Attribute Registers Device Offset 70-73h DRA0-DRA3 Default 00h Access Size Bits Corresponding row DRT-DRAM Timing Register Device Offset 78-7Bh Default 00000010h Access Size Bits Offset 7C-7Fh Default 00000000h Access Size Bits DRC-DRAM Controller Mode Register Device = Normal operation EAP-Error Address Pointer Register Device DERRSYN-DRAM Error Syndrome Register DeviceAddress Offset 86h Default Value 00h Access Size Bits Bits 7 Bits 6 Bits 5 Bits 4 Description 21 PAM06-Programmable Attribute Map Registers Device PAM6 PAM5 PAM4 PAM3 PAM2 PAM1 PAM0 PAM Register Attributes PAM Reg Attribute Bits Memory Segment Comments Offset DOS Application Area 00000h-9FFFh FDHC-Fixed Dram Hole Control Register Device Address Offset 97h Default Value 00h Access Size Bits SMRAM-System Management RAM Control Register Device Global Smram Enable GSMRAME-R/W/L SMRAML1EN SML1-RO. Hardwired to SMRAMCache SMCACHE-RO. Hardwired toSMRAML2EN SML2-RO. Hardwired to ESMRAMC-Extended System Mgmt RAM Control Register Device ACAPID-AGP Capability Identifier Register Device This register reports AGP device capability/status AGPSTAT-AGP Status Register Device SideBand Address Enable Sbaen AGPCMD-AGP Command Register DeviceAGP Enable Agpen Fast Write Enable Fwen Data Rate 4x Override AGPCTRL-AGP Control Register Device APSIZE-Aperture Size Device Address Offset B4h Default Value 00h Access Size BitsAperture Size ATTBASE-Aperture Translation Table Base Register Device Address Offset BCh Default Value 00h Access Size Bits AMTT-AGP Interface Multi-Transaction Timer Register Device Address Offset BDh Default Value 00h Access Size Bits LPTT-AGP Low Priority Transaction Timer Register Device TOM-Top of Low Memory Register Device Address Offset C4-C5h Default Value 0100h Access Size Bits Offset C6-C7h Default 0000h Access Size Bits MCHCFG-MCH Configuration Register DeviceApic Memory Range Disable APICDIS-R/W Address Offset C8-C9h Default Value 0000h Access Size Bits ERRSTS-Error Status Register Device Address Offset CA-CBh Default Value 0000h Access Size Bits ERRCMD-Error Command Register DeviceSingle-bit Dram ECC Error Flag Dserr Serr on Non-DRAM Lock Lckerr Serr on Invalid AGP Access Iaafserr Serr on AGP Access Outside of Graphics Aperture OogfserrSerr Multiple-Bit Dram ECC Error Dmerrserr Serr on Single-bit ECC Error Dserr SCICMD-SCI Command Register Device SMICMD-SMI Command Register DeviceAddress Offset CC-CDh Default Value 0000h Access Size Bits Address Offset CE-CDh Default Value 0000h Access Size Bits Address Offset E4h Default Value 0104A009h Access Size Bits Address Offset DE-DFh Default Value 0000h Access Size BitsSKPD-Scratchpad Data Register Device Bridge Registers Device Address Symbol Name Default Access 2 DID1-Device Identification Register Device 1 VID1-Vendor Identification Register DeviceDrtc Address Offset 04-05h Default 0000h Access PCICMD1-PCI-PCI Command Register DeviceParity Error Enable PERRE1-RO. Not Implemented Hardwired to Memory Access Enable MAE1-R/W Detected Parity Error DPE1-RO. Not Implemented Hardwired to Address Offset 06-07h Default Value 00A0h AccessSignaled System Error SSE1-R/WC PCISTS1-PCI-PCI Status Register Device 5 RID1-Revision Identification Register Device Address Offset 0Ah Default Value 04h Access Size BitsSUBC1-Sub-Class Code Register Device 7 BCC1-Base Class Code Register Device Offset 0Eh Default 01h Access Size Bits 8 MLT1-Master Latency Timer Register DeviceOffset 18h Default 00h Access Size Bits 9 HDR1-Header Type Register Device Offset 1Ah Default 00h Access Size Bits Offset 19h Default 00h Access Size BitsSBUSN1-Secondary Bus Number Register Device SUBUSN1-Subordinate Bus Number Register Device Address Offset 1Bh Default Value 00h Access Size Bits SMLT1-Secondary Master Latency Timer Register Device IOLIMIT1-I/O Limit Address Register Device IOBASE1-I/O Base Address Register Device Detected Parity Error DPE1-R/WC Address Offset 1E-1Fh Default Value 02A0h AccessSSTS1-Secondary PCI-PCI Status Register Device Received Master Abort Status RMAS1-R/WC Address Offset 22-23h Default Value 0000h Access Size Bits Address Offset 20-21h Default Value FFF0h Access Size BitsMBASE1-Memory Base Address Register Device MLIMIT1-Memory Limit Address Register Device Address Offset 26-27h Default Value 0000h Access Size Bits Address Offset 24-25h Default Value FFF0h Access Size BitsPMBASE1-Prefetchable Memory Base Address Register Device PMLIMIT1-Prefetchable Memory Limit Address Register Device BCTRL1-PCI-PCI Bridge Control Register Device Address Offset 3Eh Default 00h Access Address Offset 40h Default Value 00h Access Size Bits ERRCMD1-Error Command Register DeviceSerr on Receiving Target Abort Serta Write Thermal Management Mode WTMMode Address Offset 50-57h Default Value 00h Access Size BitsDWTC-DRAM Write Thermal Management Control Register Device DRTC-DRAM Read Thermal Management Control Register Device Read Thermal Management Mode RTMMode This page is intentionally left blank Addressable Memory Space Memory Address Ranges DOS Compatible Area Address Map Vgab VGA and MDA Memory Space ISA Hole Memory Space PAM Memory Spaces Ioapic Memory Space Tseg SMM Memory SpaceSystem Bus Interrupt Apic Memory Space High SMM Memory Space AGP Aperture Space Device 0 BAR AGP Memory Address RangesAGP Memory and Prefetchable Memory Hub Interface Subtractive Decode AGP Dram Graphics Aperture System Management Mode SMM Memory Range SMM Space Restrictions SMM Space DefinitionSMM Space Address Ranges Tseg Intel MCH Decode Rules and Cross-Bridge Address Mapping I/O Address SpaceHub Interface Decode Rules AGP Interface Decode Rules Cycles Initiated Using AGP FRAME# Protocol Dynamic Bus Inversion System BusDBI30# Upstream Interrupt Messages System Bus Interrupt Delivery Supported Dimm Configurations Memory Organization and ConfigurationSystem Memory Interface Single Data Rate SDR Sdram Interface Overview Byte Function Data Bytes on Dimm Used for Programming Dram Registers Address Translation and Decoding Memory Address Translation and Decoding Dram Performance Description AGP Interface OverviewAGP Target Operations Response as PCIx Target BE30# MCH Host Bridge Command Encoding AGP Transaction Ordering AGP Signal Levels4 4x AGP Protocol Fast Writes AGP FRAME# Transactions on AGP PCI Command BE30# Intel MCH EncodingData Rate Control Bits 116 Processor Power State Control Power and Thermal Management Intel MCH Clocking Intel MCH System Reset and Power SequencingSleep State Control Power Characteristics Power CharacteristicsAbsolute Maximum Ratings Absolute Maximum Ratings Signal Groups Signal GroupsSignal Signal Type Signals BCLK, BCLK# DC Characteristics DC Characteristics Intel 82845 MCH for SDR Datasheet 123 124 Ballout and Package Information Intel 82845 MCH Ballout Diagram Top View-Left Side Intel 82845 MCH Ballout Diagram Top View-Right Side Signal Name Ball # AA2 HADSTB0# HADSTB1#AB5 AA5 130 SBA5 SBA4SBA6 SBA7 132 VSSA0 VSSA1 Package Mechanical Information Intel MCH FC-BGA Package Dimensions Top and Side View Intel MCH FC-BGA Package Dimensions Bottom View 136 XOR Tree Chain XOR Test Mode Initialization XOR Chains Chain 0 Ball Element # Signal Name Initial LogicXOR Chain AE6 HDSTBP1# SCK10 Chain 1 Ball Element # Signal Name Initial Logic SDQ22 Chain 2 Ball Element # Signal Name Initial Logic LevelSDQ65 SBCS1 Chain 3 Ball Element # Signal Name Initial Logic LevelSDQ64 Adstb Chain 4 Ball Element # Signal Name Initial Logic Level Gado Chain 5 Ball Element # Signal Name Initial Logic Level Intel 82845 MCH for SDR Datasheet 145 AH9 DBI2# Chain 6 Ball Element # Signal Name Initial Logic Level AE6 HDSTBN1# Chain 7 Ball Element # SDR Ball name Initial Logic LevelAD5 DBI0# AD4 HDSTBN0# 148

3.5.8MLT—Master Latency Timer Register (Device 0)

Address Offset:

0Dh

Default Value:

00h

Access:

Size:

8 bits

Bit

Description

Hardwired to 00h. Writes have no effect.