Ab Ac Ad Ae Af | Intel MPCBL0010 manual

Hardware Management Overview—MPCBL0010 SBC

51 31		00	// Manufacturer ID - 255 byte record length includes
Manufacture			ID
00 01		02	03	04	05	06	07// 252 bytes of data
08 09		0A	0B	0C	0D	0E	0F
10 11		12	13	14	15	16	17
18	19	1A	1B	1C	1D	1E	1F
20 21		22	23	24	25	26	27
28 29		2A	2B	2C	2D	2E	2F
30 31		32	33	34	35	36	37
38 39		3A	3B	3C	3D	3E	3F
40 41		42	43	44	45	46	47
48 49		4A	4B	4C	4D	4E	4F
50 51		52	53	54	55	56	57
58 59		5A	5B	5C	5D	5E	5F
60 61		62	63	64	65	66	67
68 69		6A	6B	6C	6D	6E	6F
70 71		72	73	74	75	76	77
78 79		7A	7B	7C	7D	7E	7F
80 81		82	83	84	85	86	87
88 89		8A	8B	8C	8D	8E	8F
90 91		92	93	94	95	96	97
98 99		9A	9B	9C	9D	9E	9F
A0 A1		A2	A3	A4	A5	A6	A7
A8 A9		AA	AB AC		AD AE AF
B0 B1		B2	B3	B4	B5	B6	B7
B8 B9		BA	BB BC		BD BE BF
C0 C1		C2	C3	C4	C5	C6	C7
C8 C9		CA	CB CC		CD CE CF
D0 D1		D2	D3	D4	D5	D6	D7
D8 D9		DA	DB DC		DD DE DF
E0 E1		E2	E3	E4	E5	E6	E7

	Intel NetStructure® MPCBL0010 Single Board Computer
October 2006	Technical Product Specification
Order Number: 304120	129

Page 130

Image 130

Intel MPCBL0010, Intel NetStructure Single Board Computer manual Ab Ac Ad Ae Af

Contents

Technical Product Specification Intel NetStructure MPCBL0010 Single Board Computer Order Number Contents 1.2 Weight1.1 1.3 PwrBtn usage 10.8 OEM Ipmi Commands10.8.1 Reset Bios Flash Type Hardware Management Overview 10.8.2.1 10.8.2131 132 177 Component Technology 179 Warranty Information 180 16.1178 AdvancedMC Direct Connect Switch Block Diagram Safety Warnings20.5 Chinese Safety Warning Warm Reset Block Diagram Supported Memory Configurations Jumper Definitions Tables 102 100101 103 Reset Actions 140 Reset Bios Flash Type 131Hot Swap LED Signals 136 SOL Configuration Reference Script Command-line Options 151 Revision History Date Revision Description Introduction Document Organization Glossary See the Low Pin Count LPC Interface specification That allows your networked client computer to boot using aIntelligent Platform Management Bus. Physical two-wire Phase-locked Loop Application Feature OverviewFunctional Description Low Voltage Intel Xeon Processor Chipset 2.2 I/O Controller Hub Memory J10, J12Memory Controller Hub 2.3 64-Bit PCI Hub 4 I/O TimersSupported Memory Configurations 4.1 I/O Controller Hub 4.5 10/100 Fast Ethernet AdvancedMC AMC Connector J18, J19Gigabit Ethernet 4.6 USB 6.1 FWH0 Main Bios Firmware Hubs Flash ROM Backup Mechanism Onboard Power Supplies6.2 FWH1 Backup/Recovery Bios Power Feed Fuses Ipmc Telecom Clock AdvancedMC Direct Connect AdvancedMCA Direct Connect Switch Block Diagram AdvancedTCA Compliance Operating the Unit Jumpers Name Function with Jumper Present On Removed Off MPCBL0010 SBC AdvancedMC Filler Panels AdvancedMC Filler Panel Installing Memory Remove the cover Installing and Extracting the SBC Insert two matched pair DIMMs Chassis Installation Chassis Extraction Solid blue Remote Access Configuration AdvancedMC Module Installation and ExtractionBios Configuration Software Updates Loading\Saving Custom Bios Configuration Bios UpdatesBios Image Command Behavior Copying BIOS.bin from the SBC Saving BIOS.bin to the SBC Ipmc Firmware Upgrade Using the KCS Interface Ipmc Firmware UpdatesFlashlnx Command Line Options Flashlnx Utility Command Line Options Digital Ground and Chassis Ground Isolated Default Digital Ground to Chassis Ground Connectivity Environmental Specifications SpecificationsMechanical Specifications Board Outline Environmental Assumptions Reliability SpecificationsMean Time Between Failure Mtbf Specifications General Assumptions Power Consumption WeightPower Requirements General Notes Connectors and LEDs Connectors and LEDs-MPCBL0010 SBC Backplane Description Connectors Front Panel Front Panel Connector Assignments Front Panel Description Connectors Backplane Connectors Power Distribution Connector P10 Power Distribution Connector Zone 1 P10 Pin Assignments AdvancedTCA Data Transport Connector J23Pin Signal Description Data Transport Connector Zone 2 J23 Alignment Blocks AdvancedTCA Data Transport Connector J20AdvancedTCA* Data Transport Connector Zone 2 J20 Pin Pin Extended IPT700 Debug Port Connector J25 On-Board ConnectorsPost Code Connector J13 Post Code Connector Pin Assignments Ethernet 10/100 Debug Connector LED Operation Front Panel ConnectorsEthernet 10/100 Debug Connector J3 Function USB Connector J4 Serial Port Connector J5 AdvancedMC* Connectors J18, J19 Serial Port Connector J5 Pin Assignments AdvancedMC* Connector Pin Assignments AdvancedMC* Connector LEDs OOS Front Panel LED Descriptions Sheet 1 OOS Post LED Codes Front Panel LED Descriptions Sheet 2 Reset Button Example Post LED Codes Redundant Bios Functionality Bios FeaturesBios Flash Memory Organization Introduction Legacy USB Support Recovering Bios DataBoot Options Language Support CD-ROM and Network Boot Fast Booting SystemsBios Security Features Booting without Attached Devices Key Escape Sequence Supervisor and User Password FunctionsFunction Key Escape Code Equivalents Sheet 1 ESC OP ESC OQ ESC or ESC OS ESC OY Function Key Escape Code Equivalents Sheet 2ESC OW ESC OX ESC OZ Bios Setup Program Function Keys Bios SetupBios Setup Program Menu Bar Main Menu Advanced Menu Feature Options DescriptionBios ID Main Menu Advanced Menu CPU Configuration Sub-MenuPicmg Shows the sub-menu options for configuring the CPU IDE Configuration Sub-MenuCPU Configuration Sub-Menu Shows the IDE configuration options IDE Configuration Sub-Menu Shows the IDE Master/Slave configuration options Primary IDE Master/Slave Configuration OptionsIDE Master/Slave Sub-Menu SuperIO Configuration Sub-Menu Shows SuperIO configuration options Acpi Configuration Sub-Menu SuperIO Configuration Sub-Menu Shows Acpi configuration options Advanced Acpi Configuration Sub-MenuChipset Acpi Configuration Sub-Menu Acpi Configuration Sub-Menu Shows the System Management information Chipset Acpi Configuration Sub-MenuSystem Management Sub-Menu Apic Acpi SCI IRQ Shows event log configuration options Event Log Configuration Sub-MenuSystem Management Sub-Menu Event Log Configuration Sub-Menu PCI Express Error Masking Configuration Sub-MenuPCI Express Error Masking Configuration Sub-Menu MPS Configuration Sub-Menu MPS Configuration Sub-MenuShows MPS Configuration options AdvancedTCA* Channel Routing PICMG* Sub-Menu On-board Devices Configuration Sub-Menu AdvancedTCA Channel Routing Picmg Sub-Menu On-board Devices Configuration Sub-Menu PCI Express* Configuration Sub-MenuShows On-board Devices Configuration options Option ROM Configuration Options Shows PCI Express configuration options Remote Access Configuration Sub-MenuPCI Express* Configuration Sub-Menu Shows remote access configuration options Ipmi Configuration Sub-MenuRemote Access Configuration Sub-Menu Shows the LAN configuration options Shows the Ipmi configuration optionsIpmi Configuration Sub-Menu LAN Configuration Sub-Menu Shows USB configuration options USB Configuration Sub-MenuUSB Configuration Sub-Menu PCIPnP Menu USB Mass Storage Device ConfigurationUSB Mass Storage Device Configuration PCIPnP Menu Boot Menu Boot MenuBoot Settings Configuration Sub-Menu Shows Boot Settings Configuration options Shows Boot Device Priority options Boot Device Priority Sub-MenuBoot Settings Configuration Sub-Menu Sheet 2 Boot Device Priority Sub-Menu Hard Disk Drives Sub-menu OS Load Timeout Timer Sub-MenuShows OS Load Timeout Timer options Shows Hard Disk Drives options Security Menu OS Load Timeout Timer Sub-MenuShows passwords and security features Chipset Menu Northbridge Chipset Configuration Northbridge Configuration Sub-MenuDescribes the sub-menus used to select chipset features Chipset Menu Exit Menu Spread Spectrum Clocking Mode Sub-MenuSpread Spectrum Clocking Mode Configuration Exit Menu Exit Menu Bios Error Messages Error MessagesBios Error Messages Cmos Checksum BAD Clear Cmos Jumper enabled Checkpoint Description Bootblock Initialization Code CheckpointsPost Code Checkpoints Smram Early CPU Init Exit DIM Code Checkpoints Acpi Runtime Checkpoints Addressing PCI Configuration MapPCI Configuration Map Lists the PCI devices and the bus on which they reside AMC B2 AMC B1 Fpga Registers Symbol DescriptionFpga Register Legend Post Codes 0080h Fpga Register OverviewExtended Post Codes 0081h Debug LED 0A01h Fpga Version 0A00hVersion Programmable logic version Address Action Fwum Ready Fwum Busy Development Features 0A04hFwum 0A02h PCB PCB version Telecom Clock Register 0 0A08h Hwmode Holos MS2 MS1 Refalign FCS E3DS3 Telecom Clock Register 1 0A09h Telecom Clock Register 2 0A0Ah Telecom Clock Register 4 0A0Ch Telecom Clock Register 3 0A0BhTransmission Frequency Selection TXREFxSEL2..0 Transmission Clock Frequency Telecom Clock Register 6 0A0Eh 0xA0D Write ResetUnlock Hldovr SEC10 SEC01 PRI10 PRI01 Ipmc Register Legend Ipmc AddressesTelecom Clock Register 7 0A0Fh Address Function Ltype Ltest Uart Brst SBC Control 00hHT0 PwrBtn usage Post Code High 03h SBC Status 01hPost Code Low 02h LED Color Control 06h AdvancedMC B1 Control & Status 10h AdvancedMC B1 Control & Status 11h AMC B2 Control & Status 12h AdvancedMC B2 Control & Status 13h VID5 VID4 VID3 VID2 VID1 VID0 CPU 0 VIDs 18hADC Grab Control 20h Mcerr HOT Trip VTT Ierr Fabric Control 1 24h ADC1 and ADC2 Grab Data 21-22hPCB 3VOC Reset Events 29h Reset Source 27hDefault configuration connects FWH0 and FWH1 to the ICH Fabric Control 2 25h Crosspoint Switch Control 2Ah Miscellaneous Controls and Status 2Dh Crosspoint Switch Ports RegisterCrosspoint Switch Data 2Bh Ipmc Post Codes FEh Address Action FFh Read Reserved Version Write PowerUp Version FFh Hardware Management Overview Intelligent Platform Management Controller Ipmc Ipmc Block Diagram Green to Red Sensor Data Record SDRHardware Sensors Sheet 1 State M1 Hardware Sensors Sheet 2 Hardware Sensors Sheet 3 OEM Sensor Types Hardware Sensors Sheet 4OEM Name OEM Number Description SEL Events Supported Sheet 1 System Event Log SELOEM Event/Reading Type Sensor Sensor Type Specific Event Description Code PCI Perr SEL Events Supported Sheet 2PCI Serr SO/GO SEL Events Supported Sheet 3 When name is FIA FRU Initialization SEL Events Supported Sheet 4 Sensor Sensor Type Specific Event Description Code Offset SEL Events Supported Sheet 5OEM Variable Size Data Type Bytes Ipmb Link SensorField Replaceable Unit FRU Information ASC-II LinuxCustFru Utility Usage Customizable FRU AreaFRU Customer Area Example 1. Input File Seecommon AB AC AD AE AF OEM Ipmi Commands Keying Board Device Channel Port Selection Identifiers Reset Bios Flash TypeReset Bios Flash Type Channel Port Selection Identifiers SetBoardDeviceChannelPortSelection SetBoardDeviceChannelPortSelectionResponse GetBoardDeviceChannelPortSelection GetBoardDeviceChannelPortSelectionGetBoardDevicePossibleSelection GetBoardDevicePossibleSelection Controls Identifier Table Set Control StateGet Control State Set Control State Control Description Control Number Hot Swap ProcessControls Identifier FWH Hot Swap LED Hot Swap LED SignalsAdvancedMC Module Activation LED Status Meaning Temperature and Voltage Sensors Pre-Defined Resources for AdvancedMC Modules Sensors and Thresholds Version SDR Processor Events System Firmware Progress Post ErrorSystem Acpi Power State Dimm Memory Events Reset Action System Function Memory Status ResetReset Actions Ipmb Link Sensor Warm Reset Hard Reset Ipmc Firmware Code Ipmc Firmware Code Process MPCBL0010 SBC-Hardware Management Overview SOL Architecture Serial Over LAN SOLReferences SOL Implementation SOL Block Diagram Front Panel Serial Port or Rear Transition Module Theory of OperationArchitectural Components Serial Over LAN Reference Configuration Script Serial Over LAN Client Configuring the Blade for SOL Supported Usage Model Reference Script referencecfg SOL Configuration Reference Script referencecfgDefault Behavior SOL User Information SOL Parameters Command Line OptionsSOL Configuration Reference Script Command-line Options Channel Parameters Target Blade Setup Setting up a Serial Over LAN SessionBios Configuration Operating System Configuration Change the serial parameter to read Change the kernel line to read For Rhel Sbcutils RPM Installation Execute the referencecfg Script Execute this command to configure SOL on the target blade Script executed on the Intel CMM Execute this command to restart the network Client Blade SetupConfigure the Ethernet Port For RedHat* Rhel Configure IP address of the Ethernet port Checking SOL Configuration Installing ipmitoolStart an SOL Session Ending an SOL Session OEM Operating Systems for SOL Client ipmitool Block Diagram of the Telecom Clock Telecom Clock Interface Description Function Description Alarm Handling Recovered Clock SelectionConfiguration Operational Configuration Module Transmission Frequency Selection Enable/Disable Transmission ClockTelecom Clock API Name Used For Value Automatic Switchover Mode Recovered ClockAutomatic Switchover Automatic Switchover Values Reference Frequency for PLL Select Reference ClockPrimary/Secondary Redundant Clock Corner Frequency PLL Operating ModeHardware Reset Reference Clock Alignment Alarm State Values Read Alarm StatesHardware Reset Values Read New Events Reference Clock Values Read the Current Reference ClockSysfs Interface Telecom Clock API Function Mapping for the sysfs Interface 80h Telecom Clock RegistersA10-A1Fh October Technical Product Specification Order Number 171 DRVCLKB1 DRVCLKA1 DRVCLKB0 DRVCLKA0 Addres Action UNLOCK10 UNLOCK01 HLDOVR10 HLDOVR01 SEC10 SEC01 PRI10 PRI01 October Technical Product Specification Order Number 175 FPGA/PLD Serial Link Bit Definition Bit Write Read Supervision MaintenanceDiagnostics In-Target Probe ITP Power vs. Flow Rate Thermals Component Technology Returning a Defective Product RMA Warranty InformationFor the Americas For Asia and Pacific Apac For Europe, Middle East, and Africa EmeaLimitation of Liability and Remedies MPCBL0010 SBC-Warranty Information Customer Support Technical Support and Return for Service AssistanceCustomer Support Sales Assistance Certifications Vcci Cisprzz North America FCC Class B Agency Information-Class BJapan Vcci Class B Korean Class B Australia, New Zealand Safety Warnings Mesures de Sécurité Sicherheitshinweise Norme di Sicurezza Instrucciones de Seguridad Chinese Safety Warning Appendix a Reference Documents MPCBL0010 SBC-Reference Documents Appendix B List of Supported Commands Ipmi v1.5 and Picmg Ipmi 1.5 Supported Commands Sheet 1 Ipmi 1.5 Supported Commands Sheet 2 FRU Device Commands NetFn Picmg 3.0 Ipmi Supported Commands Command NetFn Interface

AB AC

AD AE AF

DB DC

DD DE DF

E0 E1