Note: POST codes are not always
Table 70. | FPGA Version 0A00h |
|
|
|
|
|
|
|
|
|
|
|
|
|
| ||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| Address | Action | D7 | D6 |
| D5 |
| D4 |
| D3 |
| D2 |
| D1 |
| D0 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| Read |
|
|
|
| Version |
|
|
|
|
|
|
|
|
| |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| 0xA00 | Write | Reserved |
|
|
| NU |
|
|
|
|
|
|
|
|
| |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| Reset |
|
|
|
| Version |
|
|
|
|
|
|
|
|
| |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| Version: Programmable logic version. |
|
|
|
|
|
|
|
|
|
|
| |||||
Table 71. | Debug LED 0A01h |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
| Address | Action | D7 | D6 |
| D5 |
| D4 |
| D3 |
| D2 |
| D1 | D0 |
| |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
|
| Read | MfgFlag | RJ45 |
| EnHD |
| EnPost |
| EnClk |
| Green0 |
| Amber0 | Red0 |
| |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
| 0xA01 | Write | MfgFlag | RJ45 |
| EnHD |
| EnPost |
| EnClk |
| Green0 |
| Amber0 | Red0 |
| |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| Reset | 0/NA | 1 |
| 0 |
| 1 |
| 0 |
| 0 |
| 0 |
| 0 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
EnHD: Setting this bit uses LED Amber0 for displaying hard disk activity.
EnPost: Enables using the debug LED to display the last POST code of the boot. The BIOS clears this bit prior to the operating system launch.
EnClk: Enables telecom clock monitoring on the debug LED. EnHD and EnPost must be cleared. When the LED is green, both clocks are present. When the LED is amber, only one clock is present. When the LED is red, no clock is present or the Telco Clock PLD is not initialized. This is a debug mode.
Green0/Red0/Amber0: Debug LED 0. Used as a debug LED or to display POST codes (default during boot) or hard disk activity (default following boot) or as an
RJ45: This bit tells the FPGA which LEDs should reflect LAN activity;
MfgFlag: A memory element used by the BIOS and test software in manufacturing.
Note: Tthis bit is cleared on a
The Debug LED is amber/green when in Reset (this is hardware). As soon as the FPGA is programmed, the LED is amber and is enabled for POST code display. If the BIOS fails, it is possible to read the POST code. If the BIOS succeeds, it disables the POST code and enables HD activity on the green LED. If needed, the application software can then disable hard disk activity reporting and directly control the
To read the
•Both colors: Start of POST sequence.
•Amber blink: This is the high nibble. 0 to 15 blinks represent hexadecimal 0 to F.
•Green blink: This is the low nibble. 0 to 15 blinks represent hexadecimal 0 to F.
| Intel NetStructure® MPCBL0010 Single Board Computer |
October 2006 | Technical Product Specification |
Order Number: 304120 | 97 |