Intel 80287, 80286 manual Jump Task State Segment

Models: 80287 80286

1 515
Download 515 pages 45.04 Kb
Page 268
Image 268

THE 80286 INSTRUCTION SET

JUMP TASK STATE SEGMENT:

TSS DPL must be 2: CPL else #GP (TSS selector)

TSS DPL must be 2: TSS selector RPL else #GP (TSS selector)

Descriptor AR byte must specify available TSS (bottom bits 00001) else #GP (TSS selector) Task State Segment must be PRESENT else #NP (TSS selector)

SWITCH_TASKS with nesting to TS.

IP must be in code segment limit else #GP(O)

Else GP (selector)

PROTECTED MODE EXCEPTIONS

For NEAR jumps, #GP(O) if the destination offset is beyond the limits of the current code segment. For FAR jumps, #GP, #NP, #SS, and #TS, as indicated above. #UD if indirect inter-segment jump operand is a register.

REAL ADDRESS MODE EXCEPTIONS

#UD if indirect inter-segment jump operand is a register.

8-58

Page 268
Image 268
Intel 80287, 80286 manual Jump Task State Segment