![](/images/backgrounds/120559/120559-377256x1.png)
User’s Manual
IBM PowerPC 750GX and 750GL RISC Microprocessor
7.2.4.1 Transfer TypeThe transfer type
Transfer Type
State | Asserted/ | Indicates the type of transfer in progress. |
| Negated |
|
Timing | Assertion/ | The same as |
| Negation/ |
|
| High |
|
| Impedance |
|
Transfer Type |
| |
State | Asserted/ | |
| Negated |
|
Timing | Assertion/ | The same as |
| Negation |
|
Table
Table
750GX Bus | Transaction Source | TT0 | TT1 | TT2 | TT3 | TT4 | 60x Bus Specification | Transaction | |
Master Transaction | Command | ||||||||
|
|
|
|
|
|
| |||
|
|
|
|
|
|
|
|
| |
|
|
|
|
|
|
|
|
| |
Address only1 | Data Cache Block Store | 0 | 0 | 0 | 0 | 0 | Clean block | Address only | |
(dcbst) | |||||||||
|
|
|
|
|
|
|
| ||
|
|
|
|
|
|
|
|
| |
Address only1 | Data Cache Block Flush | 0 | 0 | 1 | 0 | 0 | Flush block | Address only | |
(dcbf) | |||||||||
|
|
|
|
|
|
|
| ||
|
|
|
|
|
|
|
|
| |
Address only1 | Synchronize (sync) | 0 | 1 | 0 | 0 | 0 | sync | Address only | |
Address only | Data Cache Block Set | 0 | 1 | 1 | 0 | 0 | Kill block | Address only | |
to Zero (dcbz) | |||||||||
|
|
|
|
|
|
|
| ||
|
|
|
|
|
|
|
|
| |
Address only1 | Data Cache Block Inval- | 0 | 1 | 1 | 0 | 0 | Kill block | Address only | |
idate (dcbi) | |||||||||
|
|
|
|
|
|
|
| ||
|
|
|
|
|
|
|
|
| |
Address only1 | Enforce | 1 | 0 | 0 | 0 | 0 | eieio | Address only | |
cution of I/O (eieio) | |||||||||
|
|
|
|
|
|
|
| ||
|
|
|
|
|
|
|
|
| |
External Control Out | 1 | 0 | 1 | 0 | 0 | External control word write | |||
(nonGBL) | Word Indexed (ecowx) | ||||||||
|
|
|
|
|
|
| |||
|
|
|
|
|
|
|
|
| |
N/A | N/A | 1 | 1 | 0 | 0 | 0 | Translation Lookaside Buffer | Address only | |
|
|
|
|
|
|
| (TLB) invalidate |
| |
|
|
|
|
|
|
|
|
| |
External Control In | 1 | 1 | 1 | 0 | 0 | External control word read | |||
(nonGBL) | Word Indexed (eciwx) | ||||||||
|
|
|
|
|
|
| |||
|
|
|
|
|
|
|
|
|
1.
Signal Descriptions | gx_07.fm.(1.2) |
Page 256 of 377 | March 27, 2006 |