System Management Bus Interface

8.4SMBus Interface Reset

The master has two ways to reset the slave interface state machine in the 41210:

The master holds SCLK low for 25 ms cumulative. “Cumulative” in this case means that all the “low time” for SCLK is counted between the start and stop bit. When this count totals 25 ms before reaching the stop bit, the interface is reset.

The master holds SCLK continuously high for 50 ms.

Besides these methods, the SMBus interface in the 41210 is also reset on a PERST#, RSTIN#, or an in-band warm reset from PCI Express*.

§ §

62

Intel® 41210 Serial to Parallel PCI Bridge Developer’s Manual

Page 62
Image 62
Intel 41210 manual SMBus Interface Reset