Transaction Ordering

6.2Downstream Transaction Ordering

Table 22 lists the combined set of ordering rules in the downstream path of the 41210.

Table 22.

Downstream Transaction Ordering

 

 

 

 

 

 

 

 

Row pass Column

Posted Write

Delayed/Split Read

Delayed/Split Write

Delayed/Split Read

Request

Request

Completion

 

 

 

 

 

 

 

 

 

Posted write

 

No

Yes

Yes

Yes

 

 

 

 

 

Delayed/split read request

No

Yes1

Yes

Yes

Delayed/split write request

No

Yes

Yes

Yes

 

 

 

 

 

Delayed/split read completion

No

Yes

Yes

Yes

 

 

 

 

 

Delayed/split write completion

No

Yes

Yes

Yes

 

 

 

 

 

 

NOTE:

1.The Intel® 41210 Serial to Parallel PCI Bridge supports two downstream completion required requests per PCI segment. Downstream delayed/split read requests can pass each other when issued on the PCI bus.

6.3Relaxed Ordering/No-Snoop Support

The 41210 forwards the PCI Express*/PCI-X relaxed ordering and no-snoop attributes to PCI-X/PCI Express*. No internal optimization is done with the relaxed ordering attribute.

§ §

52

Intel® 41210 Serial to Parallel PCI Bridge Developer’s Manual

Page 52
Image 52
Intel 41210 manual Downstream Transaction Ordering, Relaxed Ordering/No-Snoop Support