Register Description

12.2Configuration Registers

The bridge configuration space follows the standard PCI Express*-to-PCI Bridge configuration space format. Refer to the PCI Express*-to-PCI Bridge Specification, Revision 1.0a for details on the format. Each 41210 Bridge contains an identical set of registers as described in this section for its respective PCI segment.

Table 33 and Table 34 show the configuration registers of the 41210 and their address byte offset values. Figure 12 presents the capabilities supported by the 41210.

74

Intel® 41210 Serial to Parallel PCI Bridge Developer’s Manual

Page 74
Image 74
Intel 41210 manual Configuration Registers