www.ti.com

SRIO Registers

Table 28. Serial Rapid IO (SRIO) Registers (continued)

Offset

Acronym

Register Description

Section

0x2128

SP3_ERR_RATE

Port 3 Error Rate CSR

Section 5.101

0x212C

SP3_ERR_THRESH

Port 3 Error Rate Threshold CSR

Section 5.102

0x12000

SP_IP_DISCOVERY

Port IP Discovery Timer in 4x mode

Section 5.103

 

_TIMER

 

 

0x12004

SP_IP_MODE

Port IP Mode CSR

Section 5.104

0x12008

IP_PRESCAL

Serial Port IP Prescalar

Section 5.105

0x12010

SP_IP_PW_IN_CAPT

Port-Write-In Capture CSR Register 0

Section 5.106

 

0

 

 

0x12014

SP_IP_PW_IN_CAPT

Port-Write-In Capture CSR Register 1

Section 5.106

 

1

 

 

0x12018

SP_IP_PW_IN_CAPT

Port-Write-In Capture CSR Register 2

Section 5.106

 

2

 

 

0x1201C

SP_IP_PW_IN_CAPT

Port-Write-In Capture CSR Register 3

Section 5.106

 

3

 

 

0x14000

SP0_RST_OPT

Port 0 Reset Option CSR

Section 5.107

0x14004

SP0_CTL_INDEP

Port 0 Control Independent Register

Section 5.108

0x14008

SP0_SILENCE_TIME

Port 0 Silence Timer Register

Section 5.109

 

R

 

 

0x1400C

SP0_MULT_EVNT_C

Port 0 Multicast-Event Control Symbol Request Register

Section 5.110

 

S

 

 

0x14014

SP0_CS_TX

Port 0 Control Symbol Transmit Register

Section 5.111

0x14100

SP1_RST_OPT

Port 1 Reset Option CSR

Section 5.107

0x14104

SP1_CTL_INDEP

Port 1 Control Independent Register

Section 5.108

0x14108

SP1_SILENCE_TIME

Port 1 Silence Timer Register

Section 5.109

 

R

 

 

0x1410C

SP1_MULT_EVNT_C

Port 1 Multicast-Event Control Symbol Request Register

Section 5.110

 

S

 

 

0x14114

SP1_CS_TX

Port 1 Control Symbol Transmit Register

Section 5.111

0x14200

SP2_RST_OPT

Port 2 Reset Option CSR

Section 5.107

0x14204

SP2_CTL_INDEP

Port 2 Control Independent Register

Section 5.108

0x14208

SP2_SILENCE_TIME

Port 2 Silence Timer Register

Section 5.109

 

R

 

 

0x1420C

SP2_MULT_EVNT_C

Port 2 Multicast-Event Control Symbol Request Register

Section 5.110

 

S

 

 

0x14214

SP2_CS_TX

Port 2 Control Symbol Transmit Register

Section 5.111

0x14300

SP3_RST_OPT

Port 3 Reset Option CSR

Section 5.107

0x14304

SP3_CTL_INDEP

Port 3 Control Independent Register

Section 5.108

0x14308

SP3_SILENCE_TIME

Port 3 Silence Timer Register

Section 5.109

 

R

 

 

0x1430C

SP3_MULT_EVNT_C

Port 3 Multicast-Event Control Symbol Request Register

Section 5.110

 

S

 

 

0x14314

SP3_CS_TX

Port 3 Control Symbol Transmit Register

Section 5.111

98

Serial RapidIO (SRIO)

SPRU976 –March 2006

 

 

Submit Documentation Feedback

Page 98
Image 98
Texas Instruments TMS320C645x SP3ERRRATE, SP3ERRTHRESH, Spipdiscovery, Timer, Spipmode, Ipprescal, Spippwincapt, SP0RSTOPT