www.ti.com

SRIO Functional Description

Figure 23. Weighted Round Robin Programming Registers (Address Offset 0x7E0 – 0x7EC)

TX_QUEUE_CNTL0- Address Offset (0x7E0)

 

 

 

31

24

23

16

TX_Queue_Map3

 

 

TX_Queue_Map2

15

8

7

0

TX_Queue_Map1

 

 

TX_Queue_Map0

TX_QUEUE_CNTL1- Address Offset (0x7E4)

 

 

 

31

24

23

16

TX_Queue_Map7

 

 

TX_Queue_Map6

15

8

7

0

TX_Queue_Map5

 

 

TX_Queue_Map4

TX_QUEUE_CNTL2- Address Offset (0x7E8)

 

 

 

31

24

23

16

TX_Queue_Map11

 

 

TX_Queue_Map10

15

8

7

0

TX_Queue_Map9

 

 

TX_Queue_Map8

TX_QUEUE_CNTL3- Address Offset (0x7EC)

 

 

 

31

24

23

16

TX_Queue_Map15

 

 

TX_Queue_Map14

15

8

7

0

TX_Queue_Map13

 

 

TX_Queue_Map12

Table 21. Weighted Round Robin Programming Registers (Address Offset 0x7E0 – 0x7EC)

 

Name

Bit

Access

Reset Value

Description

 

TX_Queue_Map0

[7:0]

R/W

0x00

[7:4] = Number of contiguous messages (descriptors) to process before

 

 

 

 

 

moving to TX_Queue_Map1

 

 

 

 

 

[3:0] = Pointer to a Queue, programmable to any of the 16 TX queues

 

TX_Queue_Map1

[15:8]

R/W

0x01

15:12] = Number of contiguous messages (descriptors) to process before

 

 

 

 

 

moving to TX_Queue_Map2

 

 

 

 

 

[11:8] = Pointer to a Queue, programmable to any of the 16 TX queues

 

TX_Queue_Map2

[23:16]

R/W

0x02

[23:20] = Number of contiguous messages (descriptors) to process before

 

 

 

 

 

moving to TX_Queue_Map3

 

 

 

 

 

[19:16] = Pointer to a Queue, programmable to any of the 16 TX queues

 

TX_Queue_Map3

[31:24]

R/W

0x03

[31:28] = Number of contiguous messages (descriptors) to process before

 

 

 

 

 

moving to TX_Queue_Map4

 

 

 

 

 

[27:24] = Pointer to a Queue, programmable to any of the 16 TX queues

 

TX_Queue_Map4

[7:0]

R/W

0x04

[7:4] = Number of contiguous messages (descriptors) to process before

 

 

 

 

 

moving to TX_Queue_Map5

 

 

 

 

 

[3:0] = Pointer to a Queue, programmable to any of the 16 TX queues

 

TX_Queue_Map5

[15:8]

R/W

0x05

[15:12] = Number of contiguous messages (descriptors) to process before

 

 

 

 

 

moving to TX_Queue_Map6

 

 

 

 

 

[11:8] = Pointer to a Queue, programmable to any of the 16 TX queues

 

TX_Queue_Map6

[23:16]

R/W

0x06

[23:20] = Number of contiguous messages (descriptors) to process before

 

 

 

 

 

moving to TX_Queue_Map7

 

 

 

 

 

[19:16] = Pointer to a Queue, programmable to any of the 16 TX queues

 

TX_Queue_Map7

[31:24]

R/W

0x07

[31:28] = Number of contiguous messages (descriptors) to process before

 

 

 

 

 

moving to TX_Queue_Map8

 

 

 

 

 

[27:24] = Pointer to a Queue, programmable to any of the 16 TX queues

 

TX_Queue_Map8

[7:0]

R/W

0x08

[7:4] = Number of contiguous messages (descriptors) to process before

 

 

 

 

 

moving to TX_Queue_Map9

 

 

 

 

 

[3:0] = Pointer to a Queue, programmable to any of the 16 TX queues

 

TX_Queue_Map9

[15:8]

R/W

0x09

[15:12] = Number of contiguous messages (descriptors) to process before

 

 

 

 

 

moving to TX_Queue_Map10

 

 

 

 

 

[11:8] = Pointer to a Queue, programmable to any of the 16 TX queues

52

Serial RapidIO (SRIO)

 

 

SPRU976 –March 2006

Submit Documentation Feedback

Page 52
Image 52
Texas Instruments TMS320C645x manual TXQUEUECNTL0- Address Offset 0x7E0, TXQUEUECNTL1- Address Offset 0x7E4