![](/images/new-backgrounds/1206494/206494207x1.webp)
www.ti.com
SRIO Registers
5.5 Peripheral Global Enable Register (GBL_EN)
Figure 61. Peripheral Global Enable Register (GBL_EN)
| |
Reserved |
|
| |
LEGEND: R = Read only; |
|
0 | |
Reserved | EN |
RW- | |
| 0x00 |
LEGEND: R = Read only; |
|
Table 32. Peripheral Global Enable Register (GBL_EN) Field Descriptions
Bit | Field | Value | Description |
Reserved |
| Reserved | |
0 | EN |
| Controls reset to all clock domains within the peripheral |
|
| 0b | Peripheral to be disabled (held in reset, clocks disabled) |
|
| 1b | Peripheral to be enabled |
104 | Serial RapidIO (SRIO) | SPRU976 |