Digi NS9215 B B u s a c t i v i t y S t a t u s, Address A090 022C, Addresses A090 01D0 / 01D4

S Y S T E M C O N T RO L M O D U L E

AHB Bus Activity Status

Bits	Access	Mnemonic	Reset	Description
D01	R/W	UART A	0x0	UART A wakeup
				0	Do not wake on character match
				1	Wake on character match
D00	R/W	Enet	0x0	Ethernet wakeup
				0	Do not wake on Ethernet packet
				1	Wake on Ethernet packet

A H B B u s A c t i v i t y S t a t u s

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Address: A090 022C

The AHB Bus Activity Status register is a read-only register that determines the activity on the AHB bus.

Register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						Act stat
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						Act stat

Register bit

assignment	Bits	Access	Mnemonic	Reset	Description
	D31:00	R	Act stat	0x0	Bus activity status
					Provides the CPU with the status of activity on the
					system bus, excluding the CPU. This register can be
					used to help determine when to enter sleep mode or
					to reduce the system clock frequencies.
					The counter is reset each time a master accesses the
					AHB bus. The counter will saturate at all 1s.

S y s t e m M e m o r y C h i p S e l e c t 0 D y n a m i c M e m o r y B a s e a n d M a s k r e g i s t e r s

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Addresses: A090 01D0 / 01D4

190Hardware Reference NS9215