M E M O R Y C O N T RO L L E R

. .

 

Static memory controller..

 

.

2When the power-on reset (reset_n) goes inactive, the processor starts booting from 0x00000000 in memory.

3The software programs the optimum delay values in flash memory so the boot code can run at full speed.

4The code branches to chip select 1 so the code can continue executing from the non-remapped memory location.

5The appropriate values are programmed into the memory controller to configure chip select 4, and the memory device is initialized.

6The address mirroring is disabled by clearing the address mirror (M) field in the Control register.

7The ARM reset and interrupt vectors are copied from flash memory to SDRAM that can then be accessed at address 0x00000000.

8More boot, initialization, or application code is executed.

S t a t i c m e m o r y c o n t r o l l e r

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

This table shows configurations for the static memory controller with different types of memory devices. See “StaticMemory Configuration 0–3 registers” on page 251 for more information.

Device

Write protect

Page mode

Buffer

 

 

 

 

ROM

Enabled

Disabled

Disabled a

Page mode ROM

Enabled

Enabled

Enabled a

Extended wait ROM

Enabled

Disabled

Disabled a

SRAM

Disabled (or enabled) b

Disabled

Disabled a

Page mode SRAM

Disabled (or enabled) b

Enabled

Enabled a

Extended wait SRAM

Disabled (or enabled) b

Disabled

Disabled a

Flash

Disabled or (enabled) b

Disabled

Disabled c

Page mode flash

Disabled or (enabled) b

Enabled

Enabled c

Extended wait flash

Disabled or (enabled) b

Disabled

Disabled a

Memory mapped peripheral

Disabled (or enabled) b

Disabled

Disabled

aEnabling the buffers means that any access causes the buffer to be used. Depending on the application, this can provide performance improvements. Devices without async-page-mode support generally work better with the buffer disabled. Again, depending on the application, this can provide performance improvements.

bSRAM and Flash memory devices can be write-protected if required.

cBuffering must be disabled when performing Flash memory commands and during writes.

www.digiembedded.com

207

Page 207
Image 207
Digi NS9215 manual A t i c m e m o r y c o n t r o l l e r, Device Write protect Mode Buffer, Rom, Sram

NS9215 specifications

The Digi NS9215 is a powerful solution designed for industrial applications that require reliable connectivity and robust performance. Built on a foundation of advanced technologies, the NS9215 serves as a versatile networking device that meets the demands of automation, remote monitoring, and data acquisition.

One of the standout features of the Digi NS9215 is its multi-protocol support. It is capable of handling various communication protocols, including Ethernet, Serial, and Wireless, making it ideal for integration into heterogeneous environments. This flexibility enables users to connect legacy devices to modern networks seamlessly, facilitating smoother data communication across different platforms.

The NS9215 is equipped with powerful processing capabilities, featuring an integrated processor that ensures efficient data handling. This enables the device to perform complex data tasks without compromising performance. Its high-speed connectivity options also allow for rapid data transmission, which is crucial for real-time applications in industrial settings.

Another critical characteristic of the Digi NS9215 is its reliability in harsh environments. Built to withstand extreme temperatures, humidity, and electrical interference, this device assures consistent operation even in challenging conditions. Its rugged design minimizes the risk of failure, making it suitable for deployment in various industrial environments.

Security is a top priority for the Digi NS9215. It comes with advanced security features that protect sensitive data during transmission and prevent unauthorized access. Employing encryption protocols and secure authentication methods, the NS9215 ensures that data integrity and confidentiality are maintained throughout its operation.

The user-friendly interface of the NS9215 allows for easy configuration and management. This ease of use reduces the time required for installation and setup, enabling quick deployment in field operations. Additionally, remote management capabilities enhance operational efficiency, allowing users to monitor device performance and make adjustments from anywhere.

Furthermore, the NS9215 supports extensive scalability options. As organizations grow and evolve, the ability to scale up or adapt the networking capabilities becomes essential. With its modular design, the NS9215 can easily accommodate additional devices and protocols, ensuring longevity and continued relevance in a rapidly changing technological landscape.

In conclusion, the Digi NS9215 is a robust networking device designed for a wide range of industrial applications. Its multi-protocol support, reliability, security features, user-friendly interface, and scalability make it a valuable addition to any industrial network infrastructure, delivering performance and efficiency that businesses can depend on for critical operations.