Intel PCI-X manual Eeprom Address Map1, Ethernet Controller Address Map, Word Used Bit Image

EEPROM Interface

5.6EEPROM Address Map1

Table 5-2lists the EEPROM address map for the Ethernet controllers. Each word listed is described in the sections that follow.

Note: The “LAN A/B” column in Table 5-2is only applicable to the 82546GB/EB.

Table 5-2. Ethernet Controller Address Map

Word	Used		Bit	Bit	Image	LAN
	By	15 - 8		7 - 0	Value	A/B
00h	HW	Ethernet Address Byte 2		Ethernet Address Byte 1	IA(2,1)	LAN
01h	HW	Ethernet Address Byte 4		Ethernet Address Byte 3	IA(4,3)	A/B
02h	HW	Ethernet Address Byte 6a		Ethernet Address Byte 5	IA(6,5)	(both)
03h		Compatibility High		Compatibility Low	0000h	both
			SerDes Configuration
04h	SW		Note: Not applicable to the 82540EP/EM, 82541xx, and		FFFFh	both
			82547GI/EI
05h	SW		EEPROM Image Version		0000h	N/A
			Note: Applicable to the 82541xx and 82547GI/EI only
05h		Compatibility High		Compatibility Low	0000h
		(Words 06h and 07h reserved		(Words 06h and 07h reserved
06h					0000h	both
		for the 82541xx and 82547GI/		for the 82541xx and 82547GI/
07h					0000h
		EI)		EI)
08h		PBA, byte 1		PBA, byte 2
09h		PBA, byte 3		PBA, byte 4
					4408h
0Ah	HW		Init Control 1		640Ah for	both
					the
					82541xx
					and
					82547GI/EI
					see Table
					5-1for
0Bh	HW		Subsystem ID (Vendor)		specific	both
					image
					values
0Ch	HW		Subsystem Vendor ID		8086h	both

1.Refer to Table 5-3 for the 82544GC/EI and 82541ER EEPROM address map.

98 Software Developer’s Manual