Register Descriptions

Table 13-17. PHY Status Register Bit Description

Field

Bit(s)

Description

Mode

HW Rst

SW Rst

 

 

 

 

 

 

 

 

1b = PHY able to perform full duplex

 

 

 

 

 

10BASE-T.

RO

1b

 

 

 

0b = PHY not able to perform full duplex

 

10 Mb/s Full Duplex

12

10BASE-T.

 

 

 

82544GC/EI only:

 

 

 

 

 

 

 

 

 

 

Bit 14 = Bit 13 = Bit 12 = Bit 11 =

RO

MODE[3:0]

 

 

 

(MODE[3:0] is not any of xx01b, 1x00b,

 

 

 

 

 

001xb, 0111b).

 

 

 

 

 

 

 

 

 

 

 

1b = PHY able to perform half duplex

 

 

 

 

 

100BASE-X.

RO

1b

 

 

 

0b = PHY able to perform half duplex

 

100BASE-X Half

13

100BASE-X.

 

 

 

Duplex

82544GC/EI only:

 

 

 

 

 

 

 

 

 

Bit 14 = Bit 13 = Bit 12 = Bit 11 =

RO

MODE[3:0]

 

 

 

(MODE[3:0] is not any of xx01b, 1x00b,

 

 

 

 

 

001xb, 0111b).

 

 

 

 

 

 

 

 

 

 

 

1b = PHY able to perform full duplex

 

 

 

 

 

100BASE-X.

RO

1b

 

 

 

0b = PHY not able to perform full duplex

 

100BASE-X Full

14

100BASE-X.

 

 

 

Duplex

82544GC/EI only:

 

 

 

 

 

 

 

 

 

Bit 14 = Bit 13 = Bit 12 = Bit 11 =

RO

MODE[3:0]

 

 

 

(MODE[3:0] is not any of xx01b, 1x00b,

 

 

 

 

 

001xb, 0111b).

 

 

 

 

 

 

 

 

 

100BASE-T4

15

0b = PHY not able to perform 100BASE-

RO

Always 0b

 

 

 

T4.

 

 

 

 

 

 

 

 

 

Software Developer’s Manual

245

Page 259
Image 259
Intel PCI-X, Intel Gigabit Ethernet Controllers manual Software Developer’s Manual 245