EEPROM Interface

5.6.24Management Control (Word 13h1, 23h2)

The following table lists the initial settings for the Management Control Register as well as valid bits for the IPv4 Address and the IPv6 Address.

Table 5-10. Initial Management Control Register Settings

Bit

Name

Description

 

 

 

 

 

This bit controls the initial value of the MANC.RSP_EN bit.

15

Enable ARP Response

0b: ARP response packets are delivered to host memory.

Filtering

1b: ARP response packets are delivered to the Ethernet controller

 

 

 

for automatic ARP reply or forwarded to the BMC.

 

 

 

14

Reserved

Reserved. Set this bit to 0b.

 

 

 

 

 

This bit controls the initial value of the MANC.ARP_EN bit.

13

Enable ARP Request Filtering

0b: ARP request packets are delivered to host memory.

1b: ARP request packets are delivered to the Ethernet controller for

 

 

 

 

automatic ARP reply or forwarded to the BMC.

 

 

 

12:10

Reserved

Set these bits to 0b.

 

 

 

 

 

This bit is controlled by the ASF agent. Manually set this bit for

 

 

TCO mode.

 

 

Set this bit to 0b (default) to control the initial value of the

9

Enable RMCP 0298h Filtering

MANC.0298_EN bit, which enables classifying UDP packets of port

 

 

0298h as Management Packets for delivery to the SMBus or ASF

 

 

controller.

 

 

Set this bit to 0b if the SMBus is disabled.

 

 

 

 

 

This bit is controlled by the ASF agent. Manually set this bit for

 

 

TCO mode.

 

 

Set this bit to 1b (default) to control the initial value of the

8

Enable RMCP 026F Filtering

MANC.0298_EN bit, which enables classifying UDP packets of port

 

 

026Fh as Management Packets for delivery to the SMBus or ASF

 

 

controller.

 

 

Set this bit to 0b if the SMBus is disabled.

 

 

 

7

IPv6 Address Valid

IPv6 Address in the IP Address EEPROM register is valid. This is

written to bit 16 of the IP Address Valid (IPAV[16]) register.

 

 

 

 

 

6

IPv4 Address Valid

IPv4 Address in the IP Address EEPROM register is valid. This is

written to bit 0b of the IP Address Valid (IPAV[0]) register.

 

 

 

 

 

 

 

82541PI/GI/EI and 82547GI/EI Only.

 

 

This bit enables the flexible filter loaded from the EEPROM.

5

Flex Filter Enable

0b = Disable flex filter.

 

 

1b = Enable flex filter.

 

 

Note: Reserved bit for all other Ethernet controllers (set to 0b).

4:3

Reserved

Set these bits to 0b.

1.Applicable to the 82546GB/EB only.

2.Not applicable to the 82544GC/EI or 82541ER.

Software Developer’s Manual

113

Page 127
Image 127
Intel PCI-X manual Management Control Word 13h1, 23h2, Initial Management Control Register Settings