VRTC/FPFRAME Pulse Width Register, REG0Ch | Epson S1D13504 specification

Page 96	Epson Research and Development
	Vancouver Design Center

VRTC/FPFRAME Pulse Width Register

REG[0Ch]

RW

FPFRAME

VRTC/

VRTC/

VRTC/

VRTC Polarity

FPFRAME

FPFRAME

FPFRAME

Polarity

n/a

n/a

n/a

Select

Select

Pulse Width

Pulse Width

Pulse Width

Bit 2

Bit 1

Bit 0

bit 7

VRTC Polarity Select

For CRTs, this bit selects the polarity of the VRTC. When this bit = 1, the VRTC pulse is active

high. When this bit = 0, the VRTC pulse is active low.

bit 6

FPFRAME Polarity Select

This bit selects the polarity of the FPFRAME for TFT and passive LCD. When this bit = 1, the

FPFRAME pulse is active high for TFT and active low for passive LCD. When this bit = 0, the

FRAME pulse is active low for TFT and active high for passive LCD.

Table 8-5: FPFRAME Polarity Selection

FPFRAME Polarity Select

Passive LCD FPFRAME

TFT FPFRAME Polarity

Polarity

0

active high

active low

1

active low

active high

bits 2-0

VRTC/FPFRAME Pulse Width Bits [2:0]

For CRTs and TFTs, these bits specify the pulse width of VRTC and FPFRAME respectively. For passive LCDs, FPFRAME is automatically created and these bits have no effect.

VRTC/FPFRAME pulse width (lines) = VRTC/FPFRAME Pulse Width Bits [2:0] + 1.

The maximum VRTC pulse width is 8 lines.

Note

This register must be programmed such that

(REG[0Ah] bits [5:0] + 1) ≥ (REG[0Bh] + 1) + (REG[0Ch] bits [2:0] + 1)

S1D13504	Hardware Functional Specification
X19A-A-002-18	Issue Date: 01/01/30

Image 102

Epson S1D13504 VRTC/FPFRAME Pulse Width Register, REG0Ch, Fpframe Vrtc, Vrtc Polarity, Polarity Select Pulse Width Bit

Contents

Technical Manual Document Number X19A-Q-002-14 This page Left Blank Customer Support Information This page Left Blank Memory Interface Power Down ModesGeneral Purpose IO pins CPU Interface CPU Ramdac Hardware Functional Specification Document Number X19A-A-002-18 X19A-A-002-18 Issue Date 01/01/30 Table of Contents Registers Display Buffer Display Configuration 116Power Save Modes 128 Clocking 119 This page Left Blank List of Tables Vancouver Design Center List of Figures Vancouver Design Center Introduction ScopeOverview Description CPU Interface FeaturesMemory Interface Display Support Miscellaneous Display ModesClock Source Package and Pin Typical System Implementation Diagrams LCD Management MC68000 Typical System Diagram Generic Bus, 1Mx16 FPM/EDO-DRAM Functional Block Descriptions Host Interface Functional Block DiagramBlock Description Memory Controller Power Save Look-Up TableLCD Interface Pinout Diagram for S1D13504F00A Pin OutPackage type 128 pin surface mount QFP15 Pinout Diagram for S1D13504F01A Package type 128 pin surface mount TQFP15 Pinout Diagram for S1D13504F02A Package type 144 pin surface mount QFP20 AB0 Pin DescriptionKey TS2 BS# CS#Busclk RD/WR# RESET# WAIT# TS2 WE# CO1 LCAS# CO1UCAS# CO1 RAS# CO1 MA9 TS1 Clock Input LCD Interface Pin Descriptions CRT and External Ramdac Interface Vrtc CRT and Ramdac Interface Pin DescriptionsHrtc BLANK# CN3 Power Supply Pin # Pin Name Type Driver Description F00A F02A F01A Summary of Configuration Options Asym 256Kx16 Multiple Function Pin MappingS1D13504 SH-3 MC68K Bus Generic MPU Pin Names Asym 1Mx16 11 LCD, CRT, Ramdac Interface Pin Mapping C. Characteristics Symbol Parameter Rating UnitsSymbol Parameter Condition Min Typ Max Units Output Pin Capacitance Low Level Output VoltageOutput Leakage Current Bidirectional Pin Capacitance CPU Interface Timing 1 SH-3 Interface Timing RD/WR# BS#WAIT# Symbol Parameter Min Max Units 2 MC68K Bus 1 Interface Timing e.g. MC68000 AS# UDS# LDS#T13 T14 T15 D150read D150 hold from falling edge of DTACK# write cycle AS# high setup to CLKAS# high to DTACK# high impedance D150 valid to DTACK# falling edge read cycle AS# DS# 3 MC68K Bus 2 Interface Timing e.g. MC68030A200 SIZ10 M/R# T13 T14 T15 D3116 hold from falling edge of DSACK1# write cycle D3116 valid to DSACK1# falling edge read cycle A200 Generic MPU Interface Synchronous TimingBclk RD0#,RD1# WE0#,WE1# Hi-Z Low write cycle D150 hold from WE0#, WE1# high write cycle Generic MPU Interface Asynchronous Timing A200 ValidHi-Z Valid T10 D150read T82 Symbol Parameter Min Typ Max Units Clock Input Requirements Memory Interface Timing EDO-DRAM Read Timing RAS# CAS# EDO Dram Read Timing EDO-DRAM Write Timing RAS# CAS# WE# T14 Write Data setup time 45 t1 T15 Write Data hold time 55 t1 + CAS# precharge time 45 t1 EDO-DRAM Read-Write Timing EDO-DRAM Read-Write Timing EDO Dram Read-Write Timing EDO-DRAM CAS Before RAS Refresh Timing 10 EDO-DRAM CAS Before RAS Refresh Timing EDO-DRAM Self-Refresh Timing 11 EDO-DRAM Self-Refresh Timing FPM-DRAM Read Timing 12 FPM-DRAM Read Timing 12 FPM Dram Read Timing FPM-DRAM Write Timing 13 FPM-DRAM Write Timing T14 Write Data setup time 45 t1 T15 Write Data hold time FPM-DRAM Read-Write Timing 14 FPM-DRAM Read-Write Timing 45 t1 S1D13504 FPM-DRAM CAS# Before RAS# Refresh Timing RAS# precharge time REG22h bits 32 = 01 or 45 t1 FPM-DRAM Self-Refresh Timing 16 FPM-DRAM CBR Self-Refresh Timing Display Interface Power-On/Reset Timing Fpframe active Suspend Timing Mclk Vndp = Single Monochrome 4-Bit Panel TimingVDP = HDP = Sync Timing Data Timing Vndp Single Monochrome 8-Bit Panel TimingVDP HDP = REG05h bits 40 + 1*8 23 Ts UD30, LD30 setup to Fpshift falling edgeUD30, LD30 hold to Fpshift falling edge = REG05h bits 40 + 1*8 14 Ts Single Color 4-Bit Panel Timing 23 Single Color 4-Bit Panel Timing = REG04h bits 60+1*8 1 Ts = REG05h bits 40 + 1*8 26 Ts= REG05h bits 40 + 1*8 17 Ts Single Color 8-Bit Panel Timing Format 25 Single Color 8-Bit Panel Timing Format FPSHIFT2 falling edge to Fpline rising edge UD30, LD30 setup to FPSHIFT2 rising, Fpshift falling edgeFpline pulse width Fpline period FPSHIFT2, Fpshift pulse width high 27 Single Color 8-Bit Panel Timing Format T1min = t3min 9Ts Single Color 16-Bit Panel Timing VDP Vndp LINE1 LINE2 LINE3 LINE4 LINE479 LINE480 HDP Hndp UD70, LD70 setup to Fpshift falling edge UD70, LD70 hold to Fpshift falling edge Dual Monochrome 8-Bit Panel Timing Fpshift UD3 UD2 UD1 UD0 LD3 LD2 LD1 LD0 = REG05h bits 40 + 1*8 8 Ts Dual Color 8-Bit Panel Timing 33 Dual Color 8-Bit Panel Timing = REG05h bits 40 + 1*8 9 Ts Dual Color 16-Bit Panel Timing 35 Dual Color 16-Bit Panel Timing UD70 LD70 12 16-Bit TFT Panel Timing = Vertical Display Period = REG09h bits 10, REG08h bits 70 + 38 TFT A.C. Timing = REG04h bits 60+1*8 + REG05h bits 40+1*8 Ts = REG07h bits 30+1*8 Ts= REG0Ch bits 20+1 lines CRT Timing 39 CRT Timing 40 CRT A.C. Timing Dacclk period Write External Ramdac Read / Write TimingRead DACWR# pulse width low Register Descriptions RegistersRegister Mapping Revision Code Register Memory Configuration Registers Memory Configuration RegisterTime/256 Cycles MOD Rate Register Panel/Monitor Configuration RegistersPanel Type Register REG03h MOD Rate Bit Horizontal Display Width Register Horizontal Non-Display Period RegisterHRTC/FPLINE Start Position Register HRTC/FPLINE Pulse Width Register Vertical Display Height RegisterHrtc Fpline Vertical Non-Display Period Register VRTC/FPFRAME Start Position RegisterVrtc Fpframe Fpframe Vrtc VRTC/FPFRAME Pulse Width RegisterREG0Ch Vrtc Polarity Simultaneous Display Option Select Bits Display Configuration RegistersDisplay Mode Register Even Scan Only Number of Bits-Per-Pixel Selection Screen 1 Line Compare Register Screen 1 Display Start Address Register Screen 2 Display Start Address Register 0 RW Screen 2 Display Start Address RegisterMemory Address Offset Register Pixel Panning Register Clock Configuration RegisterClock Configuration Register Number of Bits-Per-Pixel Screen 2 Pixel Panning Bits Used Miscellaneous Disable Register Power Save Configuration RegistersPower Save Configuration Register Miscellaneous Registers REG1Dh MD15 MD14 MD13 MD12 MD11 MD10 MD Configuration Readback RegisterGpio Configuration Register MD9 MD8 Vancouver Design Center REG1Fh GPIO11 Pin GPIO10 Pin GPIO9 Pin GPIO8 Pin IO Config Gpio Status / Control Register GPO Gpio Status / Control RegisterREG21h GPIO11 Pin GPIO10 Pin GPIO9 Pin GPIO8 Pin Control IO Status REG22h Bits Performance Enhancement RegisterREG22h EDO Read RC Timing RAS# to Minimum Random Cycle Width t RC REG22h Bit RAS# to CAS# Delay tRCDOptimal Dram Timing RAS# Precharge Width t RP RGB Index Bits Look-Up Table Access Pointer Sequence Look-Up Table RegistersLook-Up Table Address Register REG26h LUT Data Bit Look-Up Table Data RegisterLook-Up Table Bank Select Register REG27h Red Bank Blue Bank Green Bank Select Bit External Ramdac Control Registers Ramdac Read Mode Address RegisterRamdac Write Mode Address Register Ramdac Pixel Read Mask Register Ramdac Palette Data Register REG2Eh or REG2Fh Display Buffer 512K byte Memory AB200 Image Buffer Half Frame Buffer Display Configuration Display Mode Data Format 15/16 Bit-Per-Pixel Format Memory Organization Image Manipulation DisplayImage Buffer Display type ClockingMaximum Mclk Pclk Ratios Maximum Pclk Allowed Bpp 16 bpp Speed Grade Bpp Clock Hndpt s Panel Frame Rate Calculation= Pclk MHz FPM-DRAM Look-Up Table Architecture Bit-Per-Pixel ModeDisplay Mode Bit Wide Look-Up Table Gray Shade Display Modes Bit-Per-Pixel Mode Bit-Per-Pixel Color Mode Color Display Modes Bank Selected Bank Entry Bit Red data output Logic Red Look-Up Table 0000 0001 0010 0011 0100 0101 Entry 0110 Color Data Format Red Look-Up Table Power Save Modes Hardware SuspendSoftware Suspend Power Save Mode PSM Power Save Mode Function SummaryPin States in Power Save Modes Pin State Pins Normal Software Hardware Active Suspend Mechanical Data 14.1 QFP15-128 S1D13504F00AQFP15 128 pin Unit mm TQFP15-128 S1D13504F01A TQFP15 128 pin Unit mm±0.2 QFP20-144 S1D13504F02A QFP20 144 pin Unit mm125 Programming Notes and Examples Document Number X19A-G-002-07 This page Left Blank LCD Power Sequencing and Power Save Modes Introduction Programming the S1D13504 RegistersAdvanced Techniques Sample Code CRT ConsiderationsIdentifying the S1D13504 Hardware Abstraction Layer HAL Appendix a Supported Panel Values Initializing the S1D13504 Registers This page Left Blank Introduction Programming the S1D13504 Registers 2 REG22 bits 7-2 Performance Enhancement Register3 REG02 bit 1 Dual/Single Panel Type 4 REG1B bit 0 Half Frame Buffer Disable 5 REG23 Display FifoRegister Initialization Initialization Sequence Initialization Example Initializing the S1D13504 RegistersOperation Description Re-Programming Registers Disabling the Half Frame Buffer Sequence Display Buffer Location BitPixel Bit Memory Organization for Eight Bit-per-pixel 256 Colors Bit Red Bit Green Bit Blue Bit Memory Organization for 15 Bit-per-pixel 32768 Colors Memory Organization for 16 Bit-per-pixel 65536 ColorsBit Reserved Red Bit Green Bit Blue Bit REG26h Look-Up Table Data Register Read/Write Look-Up Table LUTREG24h Look-Up Table Address Register Read/Write REG27h Look-Up Table Bank Register Read/Write Bank Select Bits Look-Up Table Configurations Look-Up Table OrganizationBank Color Modes Recommended LUT Values for 1 bpp Color ModeRecommended LUT Values for 2 bpp Color Mode Address Red Green Blue 11 Recommended LUT Values For 8 bpp Color Mode 13 Recommended LUT Values for 1 bpp Gray Shades 12 Examples of 256 Pixel Colors Using Linear LUTGray Shade Modes Pixel Value Color 14 Recommended LUT Values for 2 bpp Gray Shades 15 Recommended LUT Values for 8 bpp Gray ShadeLUT Address Green LUT Data Bpp Gray Shade Advanced Technique s Virtual Display REG16h Memory Address Offset Register RegistersExamples REG17h Memory Address Offset Register Panning and Scrolling Number of Pixels Panned Using Start Address Active Pixel Pan Bits Example 4 Panning Right and Left Line Compare Bit Split ScreenREG0E Screen 1 Line Compare Register REG0F Screen 1 Line Compare Register REG13h Screen 2 Display Start Address Register REG14h Screen 2 Display Start Address RegisterREG15h Screen 2 Display Start Address Register Introduction to Power Save Modes LCD Power Sequencing and Power Save ModesIntroduction to LCD Power Sequencing Display Mode Register Shortening the 128 Frame Delay using Hardware SUSPEND# Suspend Enable SequenceShortening the 128 Frame delay using Software Suspend Suspend Sequencing LCD Enable / Disable using Power Save Modes Suspend Disable SequenceLCD Enable/Disable Sequencing Reg0D bit LCD Enable / Disable using Manual Control CRT Only CRT ConsiderationsIntroduction Ramdac Register Mapping for Little/Big-Endian Simultaneous Display Related Register Data for CRT Only Address Address Related register data for Simultaneous Display Register 640X480@75Hz 640X480@60Hz Identifying the S1D13504 Hardware Abstraction Layer HAL API for 13504HALInitialization Int seDeRegisterDeviceint device Int seGetIdint device, Byte *pId Int seInitHalvoid Int seSetInitint device Int seValidRegisteredDeviceint deviceInt seValidStdDeviceint device Int seGetLastUsableByteint device, Dword *pLastByte Int seGetBitsPerPixelint device, Byte *pBitsPerPixelInt seGetBytesPerScanlineint device, int *pBytes Int seGetLinearDispAddrint device, Dword *pDispLogicalAddr Int seGetScreenSizeint device, int *width, int *height Int seReadDisplayByteint device, Dword offset, Byte *pByteInt seReadDisplayWordint device, Dword offset, Word *pWord Int seSetBitsPerPixelint device, Byte BitsPerPixel Int seSplitInitint device, Dword Scrn1Addr, Dword Scrn2Addr Int seVirtInitint device, int xVirt, long *yVirt Int seVirtMoveint device, Byte WhichScreen, int x, int y Vancouver Design Center Color Manipulation Int seGetDacint device, Byte *pDac Int seGetDacEntryint device, Byte index, Byte *pEntryInt seGetLutint device, Byte *pLut Int seGetLutEntryint device, Byte index, Byte *pEntry Int seSetDacint device, Byte *pDacInt seSetDacEntryint device, Byte index, Byte *pEntry Int seSetLutint device, Byte *pLut Int seSetLutEntryint device, Byte index, Byte *pEntry Int seDrawTextint device, char *fmt Int seGetcharvoid Int sePutcharint chInt sePutcint device, int ch Miscellaneous Int seDelayint device, Dword Seconds Int seSetPixelint device, int x, int y, Dword colorInt seSetRegint device, int index, Byte val Word seRotateByteLeftBYTE val, Byte bits Word seRotateByteRightBYTE val, Byte bits Sample code using 13504HAL API Sample Code Sample code without using 13504HAL API Vancouver Design Center Pclk To arrive at the frame rate closest to the desired Words Fifo Passive Single Panel Appendix a Supported Panel ValuesSupported Panel Values Passive Dual Panel TFT Panel TFT 16-Bit Register Single 01/02/02 Number of Bits/Pixel 13504CFG.EXE Configuration Program Document Number X19A-B-001-04 Vancouver Design Center X19A-B-001-04 Script Mode Interactive Mode 13504CFG.EXE Program Requirements This page Left Blank 13504CFG View Menu This page Left Blank 13504CFG.EXE Installation Program RequirementsUsage Script Mode Interactive Mode 13504CFG Menu Bar Making 13504CFG Menu Selections Files Menu View Menu 13504CFG Current Configuration Device Menu Panel Edit Panel Setup CRT Edit CRT Setup Advanced Memory Edit Advanced Memory Setup Power Management Edit Power Setup Lookup Table LUT Edit LUT Setup Setup Help Menu Comments Sample Program Messages This page Left Blank 13504SHOW Demonstration Program Document Number X19A-B-002-05 This page Left Blank 13504SHOW S1D13504 Supported Evaluation Platforms Error Too many devices registered Program Messages 13504SPLT Display Utility Document Number X19A-B-003-05 This page Left Blank 13504SPLT 13504SPLT Example Comments This page Left Blank 13504VIRT Display Utility Document Number X19A-B-004-05 S1D13504 13504VIRT Display Utility X19A-B-004-05 13504VIRT 13504VIRT Example Comments This page Left Blank 13504PLAY Diagnostic Utility Document Number X19A-B-005-05 This page Left Blank 13504PLAY Reads/writes the registers 13504PLAY Example Scripting Comments 13504BMP Demonstration Program Document Number X19A-B-006-04 This page Left Blank 13504BMP Program Messages 13504PWR Software Suspend Power Sequencing Utility Document Number X19A-B-007-04 X19A-B-007-04 Issue Date 01/02/01 13504PWR Selects software suspend Error Unknown command line argument This page Left Blank 13504DCFG Configuration Program Document Number X19A-B-008-02 This page Left Blank Table of Contents This page Left Blank List of Figures Clocks Tab Panel Tab This page Left Blank Installation 13504DCFGUsage 13504DCFG Configuration Tabs General Tab General Tab Memory Tab Memory Tab Clocks Tab Clocks Tab LCD Mclkpclk Clocks TabClki CRT Mclkpclk Panel Tab Panel Tab HRTC/FPLINE Panel TabSTN/TFT VRTC/FPFRAME CRT Tab CRT Tab Select the default display device. Three display modes LCD Defaults TabDefaults Tab Initializes the registers based on the default mode Registers Tab Registers Tab Miscellaneous Flags Tab Miscellaneous Flags Tab Saving to a File Resolution Frame Rate Hz Pclk MHz Supported Dram Types Comments Windows CE Display Drivers Document Number X19A-E-001-04 X19A-E-001-04 Example Driver Builds DIP SwitchProgram Requirements Windows Version With this line Build For Cepc If CEPCDDIVGA2BPP Epson Research and Development Example Installation Installation for Hitachi D9000 and Etma ODOInstallation for Cepc Environment Comments This page Left Blank Wind River WindML v2.0 Display Drivers Document Number X19A-E-002-03 X19A-E-002-03 Issue Date 01/04/06 Wind River WindML v2.0 Display Drivers Building a WindML v2.0 Display Driver Make CPU=PENTIUM ugl Epson Research and Development This page Left Blank Wind River UGL v1.2 Display Drivers Document Number X19A-E-003-02 X19A-E-003-02 Wind River UGL v1.2 Display Drivers Building a UGL v1.2 Display Driver Epson Research and Development This page Left Blank Document Number X19A-G-004-06 S1D13504 X19A-G-004-06 Issue Date 01/02/02 Installation and Configuration Parts List Schematic Diagrams This page Left Blank S1D13504B00C Schematic Diagram 1 of 6 This page Left Blank Features Jumper Settings Installation and ConfigurationConfiguration DIP Switch Settings Host Bus Selection LCD Signal Connector J6 LCD / Ramdac Interface Pin Mapping CPU / BUS Interface Connector Pinouts CPU/BUS Connector H1 PinoutConnector Comments Pin No CPU/BUS Connector H2 Pinout Host Bus Interface Pin Mapping DB150 D150 D3116 WE1# Technical Description ISA Bus Support Decode Logic Non-ISA Bus SupportDram Support Clock Input Support Color TFT LCD Panel Support Monochrome LCD Panel SupportColor Passive LCD Panel Support External Cmos Ramdac Support IO VDD Power Supply Power Save ModesCore VDD Power Supply Adjustable LCD Panel Negative Power Supply Schematic Notes 15 CPU/Bus Interface Header Strips Parts List Item # Qty/board Designation Part Value Description TIBPAL22V10-15BCNT Texas Instrument PAL 24 pin DIP package/socketed Schematic Diagrams S1D13504B00C Schematic Diagram 2 Rev.1.0 S1D13504B00C Schematic Diagram 4 Diagram 5 S1D13504B00C Schematic Diagram 6 This page Left Blank S5U13504-D9000 Document Number X19A-G-003-05 S5U13504-D9000 X19A-G-003-05 Issue Date 01/02/02 Introduction Features D9000 Specifics This page Left Blank S5U13504-D9000 Perspective View This page Left Blank Reference S1D13504 Color Graphics LCD Controller Display Buffer LCD Display Support LCD Connector Pinout LCD Interface Pin Mapping Adjustable LCD Bias Power Supply CRT Support Interface Signals Interface SignalsConnector Pinout for Channel A6 and A7 D9000 Specifics Connector Pinout for Channel A7 GNDDC12V Channel A7 Pin # Fpga Signal S1D13504 Signal SmZ Connectors Pinout for Channel A6 Channel A6 Pin # Fpga Signal S1D13504 Signal SmXYBS# GND Channel A6 Pin # Fpga Signal S1D13504 Signal SmZ Memory Address CS#, M/R# Decode Board DimensionsBus Interface Timing Makefpga file Parts List Item # Qty Reference Part Description Schematic S5U13504-D9000 Schematic Diagram 2 S5U13504-D9000 Schematic Diagram 3 D9000 PCB Layout Component Placement Component Placement Perspective View S5U13504-D9000 Perspective View Power Consumption Document Number X19A-G-006-04 S1D13504 Power Consumption X19A-G-006-04 S1D13504 Power Consumption S1D13504 Total Power Consumption SummaryConditions Interfacing to the Philips Mips PR31500/PR31700 Processor Document Number X19A-G-005-08 This page Left Blank Direct Connection to the Philips PR31500/PR31700 This page Left Blank S1D13504 to PR31500/PR31700 Connection using One IT8368E List of Tables This page Left Blank Introduction Interfacing to the PR31500/PR31700 Generic MPU Host Bus Interface Pin Mapping WAIT# RESET#S1D13504 Host Bus Interface S1D13504 Generic MPU Pin Names Generic MPU Host Bus Interface Signals Direct Connection to the Philips PR31500/PR31700 Hardware Description Memory Mapping and Aliasing S1D13504 Configuration MD1 MD2MD3 MD4 System Design Using the IT8368E PC Card Buffer Hardware Description-Using One IT8368E Chip Select Logic Vancouver Design Center Hardware Description-Using Two IT8368E’s PR31500/PR31700 S1D13504 IT8368E Configuration TX3912 Address Size Function CARDnIOEN=0 CARDnIOEN=1 IT8368E Uses PC Card Slot # Philips Address Size Function S1D13504 Configuration using the IT8368E Software References DocumentsDocument Sources Philips Mips PR31500/PR31700 Processor Technical SupportEpson LCD/CRT Controllers S1D13504 ITE IT8368E This page Left Blank Interfacing to the NEC VR4102 Microprocessor Document Number X19A-G-007-07 X19A-G-007-07 Issue Date 01/02/02 Introduction Interfacing to the NEC VR4102 This page Left Blank NEC VR4102 Read/Write Cycles This page Left Blank Introduction Interfacing to the NEC VR4102 NEC VR4102 System BusOverview LCD Memory Access Cycles Lcdrdy S1D13504 Host Bus Interface Generic MPU Host Bus Interface Signals VR4102 to S1D13504 Interface Read/WriteDecode Logic S1D13504 Hardware Configuration Generic bus interface e.g. MPC821, ISA bus interface WR# NEC VR4102 ConfigurationNEC Signals Cycle S1D13504 Signals Write Software References NEC Electronics Inc. VR4102 Japan North America Taiwan, R.O.C This page Left Blank Interfacing to the Motorola MCF5307 Coldfire Microprocessor X19A-G-011-07 Issue Date 01/02/02 S1D13504 Bus Interface This page Left Blank List of Tables This page Left Blank Introduction Interfacing to the MCF5307 MCF5307 System BusNormal Non-Burst Bus Transactions MCF5307 Memory Read Cycle Chip-Select Module Burst Cycles S1D13504 Bus Interface Generic MPU Host Bus Interface Signals MCF5307 To S1D13504 Interface Hardware Connections S1D13504 Configuration Settings MCF5307 Chip Select Configuration Memory/Register Mapping Software Motorola Inc. Motorola Literature Distribution Center, 800 Motorola MCF5307 Processor S1D13504 Color Graphics LCD / CRT Controller X19A-G-013-02 Issue Date 01/02/02 Introduction Interfacing to the MC68328 This page Left Blank Generic MPU Host Bus Interface Pin Mapping This page Left Blank Introduction Interfacing to the MC68328 68328 System Bus S1D13504 Host Bus Interface Generic MPU Host Bus Interface Signals Busclk RESET# MC68328 To S1D13504 Interface CSB3 Dtack UWE LWE CLK0 MD6 MD7 MC68328 Chip Select Configuration Option Memory Selection Software References Motorola MC68328 Processor This page Left Blank Interfacing to the Motorola MPC821 Microprocessor X19A-G-010-05 Issue Date 01/02/02 Introduction Interfacing to the MPC821 This page Left Blank List of Tables This page Left Blank Introduction Interfacing to the MPC821 MPC8xx System BusMPC821 Bus Overview Power PC Memory Read Cycle Power PC Memory Write Cycle Memory Controller Module General-Purpose Chip Select Module Gpcm User-Programmable Machine UPM S1D13504 Host Bus Interface Generic MPU Host Bus Interface Signals MPC821 to S1D13504 Interface Typical Implementation of MPC821 to S1D13504 Interface AB7 AB9AB8 AB6 CS4 SresetSysclk WE0 S1D13504 Hardware Configuration MPC821 Chip Select Configuration Register/Memory Mapping Test Software Source Code Epson Research and Development Software References Motorola MPC821 Processor Interfacing to the PC Card Bus Document Number X19A-G-009-05 This page Left Blank Introduction Interfacing to the PC Card Bus This page Left Blank PC Card Read Cycle This page Left Blank Introduction PC Card System Bus Memory Access CyclesInterfacing to the PC Card Bus PC Card Overview PC Card Read Cycle S1D13504 Host Bus Interface Generic MPU Host Bus Interface Signals PC Card to S1D13504 Interface Typical Implementation of PC Card to S1D13504 Interface SH-3 Generic MPU PAL Equations Equations Software PCMCIA/JEIDA, PC Card Standard -- March PC Card Standard Pcmcia This page Left Blank Interfacing to the Toshiba Mips TX3912 Processor Document Number X19A-G-012-04 This page Left Blank Direct Connection to the Toshiba TX3912 This page Left Blank S1D13504 to TX3912 Connection using One IT8368E This page Left Blank Introduction Interfacing to the TX3912 S1D13504 Host Bus Interface Generic MPU Host Bus Interface Signals Direct Connection to the Toshiba TX3912 Memory Mapping and Aliasing S1D13504 Hardware Configuration System Design Using the IT8368E PC Card Buffer S1D13504 to TX3912 Connection using One IT8368E Hardware Description-Using Two IT8368E’s S1D13504 to TX3912 Connection using Two IT8368E IT8368E Configuration 64Mb Card 1 Memory 64Mb64Mb Card 2 Attribute 64Mb Card 2 Memory S1D13504 Configuration Software References Toshiba Mips TX3912 Processor ITE IT8368E This page Left Blank