NEC VR4102 Read/Write Cycles | Epson S1D13504 guide

Epson Research and Development		Page 5
Vancouver Design Center

	List of Tables
Table 3-1:	Generic MPU Host Bus Interface Pin Mapping	10
Table 4-1: Summary of Power-On/Reset Options		13
Table 4-2:	Host Bus Interface Selection	13
Table 4-2:	NEC/S1D13504 Truth Table	14

List of Figures

Figure 2-1: NEC VR4102 Read/Write Cycles . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9

Figure 4-1: Typical Implementation of VR4102 to S1D13504 Interface . . . . . . . . . . . . . . . . 12

Interfacing to the NEC VR4102™ Microprocessor	S1D13504
Issue Date: 01/02/02	X19A-G-007-07

Image 389

Epson S1D13504 manual NEC VR4102 Read/Write Cycles

Contents

Document Number X19A-Q-002-14 Technical Manual This page Left Blank Customer Support Information This page Left Blank General Purpose IO pins Power Down ModesMemory Interface CPU Interface Ramdac CPU Document Number X19A-A-002-18 Hardware Functional Specification X19A-A-002-18 Issue Date 01/01/30 Table of Contents Registers Power Save Modes 128 Display Configuration 116Display Buffer Clocking 119 This page Left Blank List of Tables Vancouver Design Center List of Figures Vancouver Design Center Overview Description IntroductionScope Memory Interface FeaturesCPU Interface Display Support Clock Source Display ModesMiscellaneous Package and Pin LCD Typical System Implementation Diagrams Management MC68000 Typical System Diagram Generic Bus, 1Mx16 FPM/EDO-DRAM Block Description Functional Block DiagramFunctional Block Descriptions Host Interface Memory Controller LCD Interface Power SaveLook-Up Table Package type 128 pin surface mount QFP15 Pinout Diagram for S1D13504F00APin Out Package type 128 pin surface mount TQFP15 Pinout Diagram for S1D13504F01A Package type 144 pin surface mount QFP20 Pinout Diagram for S1D13504F02A Key Pin DescriptionAB0 TS2 Busclk CS#BS# RD/WR# WAIT# TS2 RESET# UCAS# CO1 LCAS# CO1WE# CO1 RAS# CO1 MA9 TS1 LCD Interface Pin Descriptions Clock Input CRT and External Ramdac Interface Hrtc CRT and Ramdac Interface Pin DescriptionsVrtc BLANK# CN3 Pin # Pin Name Type Driver Description F00A F02A F01A Power Supply Summary of Configuration Options S1D13504 SH-3 MC68K Bus Generic MPU Pin Names Multiple Function Pin MappingAsym 256Kx16 Asym 1Mx16 11 LCD, CRT, Ramdac Interface Pin Mapping Symbol Parameter Condition Min Typ Max Units C. CharacteristicsSymbol Parameter Rating Units Output Leakage Current Low Level Output VoltageOutput Pin Capacitance Bidirectional Pin Capacitance WAIT# CPU Interface Timing 1 SH-3 Interface TimingRD/WR# BS# Symbol Parameter Min Max Units T13 T14 T15 D150read 2 MC68K Bus 1 Interface Timing e.g. MC68000AS# UDS# LDS# AS# high to DTACK# high impedance AS# high setup to CLKD150 hold from falling edge of DTACK# write cycle D150 valid to DTACK# falling edge read cycle A200 SIZ10 M/R# 3 MC68K Bus 2 Interface Timing e.g. MC68030AS# DS# T13 T14 T15 D3116 valid to DSACK1# falling edge read cycle D3116 hold from falling edge of DSACK1# write cycle Bclk Generic MPU Interface Synchronous TimingA200 RD0#,RD1# WE0#,WE1# Hi-Z Low write cycle D150 hold from WE0#, WE1# high write cycle Hi-Z Valid T10 D150read Generic MPU Interface Asynchronous TimingA200 Valid T82 Clock Input Requirements Symbol Parameter Min Typ Max Units RAS# CAS# Memory Interface Timing EDO-DRAM Read Timing EDO Dram Read Timing RAS# CAS# WE# EDO-DRAM Write Timing 55 t1 + CAS# precharge time 45 t1 T14 Write Data setup time 45 t1 T15 Write Data hold time EDO-DRAM Read-Write Timing EDO-DRAM Read-Write Timing EDO Dram Read-Write Timing 10 EDO-DRAM CAS Before RAS Refresh Timing EDO-DRAM CAS Before RAS Refresh Timing 11 EDO-DRAM Self-Refresh Timing EDO-DRAM Self-Refresh Timing 12 FPM-DRAM Read Timing FPM-DRAM Read Timing 12 FPM Dram Read Timing 13 FPM-DRAM Write Timing FPM-DRAM Write Timing T14 Write Data setup time 45 t1 T15 Write Data hold time 14 FPM-DRAM Read-Write Timing FPM-DRAM Read-Write Timing 45 t1 S1D13504 RAS# precharge time REG22h bits 32 = 01 or 45 t1 FPM-DRAM CAS# Before RAS# Refresh Timing 16 FPM-DRAM CBR Self-Refresh Timing FPM-DRAM Self-Refresh Timing Fpframe active Display Interface Power-On/Reset Timing Mclk Suspend Timing VDP = Single Monochrome 4-Bit Panel TimingVndp = HDP = Data Timing Sync Timing VDP Single Monochrome 8-Bit Panel TimingVndp HDP UD30, LD30 hold to Fpshift falling edge UD30, LD30 setup to Fpshift falling edge= REG05h bits 40 + 1*8 23 Ts = REG05h bits 40 + 1*8 14 Ts 23 Single Color 4-Bit Panel Timing Single Color 4-Bit Panel Timing = REG05h bits 40 + 1*8 17 Ts = REG04h bits 60+1*8 1 Ts= REG05h bits 40 + 1*8 26 Ts 25 Single Color 8-Bit Panel Timing Format Single Color 8-Bit Panel Timing Format Fpline pulse width Fpline period UD30, LD30 setup to FPSHIFT2 rising, Fpshift falling edgeFPSHIFT2 falling edge to Fpline rising edge FPSHIFT2, Fpshift pulse width high 27 Single Color 8-Bit Panel Timing Format T1min = t3min 9Ts VDP Vndp LINE1 LINE2 LINE3 LINE4 LINE479 LINE480 HDP Hndp Single Color 16-Bit Panel Timing UD70, LD70 hold to Fpshift falling edge UD70, LD70 setup to Fpshift falling edge Fpshift UD3 UD2 UD1 UD0 LD3 LD2 LD1 LD0 Dual Monochrome 8-Bit Panel Timing = REG05h bits 40 + 1*8 8 Ts 33 Dual Color 8-Bit Panel Timing Dual Color 8-Bit Panel Timing = REG05h bits 40 + 1*8 9 Ts 35 Dual Color 16-Bit Panel Timing Dual Color 16-Bit Panel Timing UD70 LD70 = Vertical Display Period = REG09h bits 10, REG08h bits 70 + 12 16-Bit TFT Panel Timing 38 TFT A.C. Timing = REG0Ch bits 20+1 lines = REG04h bits 60+1*8 + REG05h bits 40+1*8 Ts= REG07h bits 30+1*8 Ts 39 CRT Timing CRT Timing 40 CRT A.C. Timing Dacclk period Read External Ramdac Read / Write TimingWrite DACWR# pulse width low Register Mapping RegistersRegister Descriptions Revision Code Register Time/256 Cycles Memory Configuration RegistersMemory Configuration Register Panel Type Register Panel/Monitor Configuration RegistersMOD Rate Register REG03h MOD Rate Bit HRTC/FPLINE Start Position Register Horizontal Display Width RegisterHorizontal Non-Display Period Register Hrtc Fpline HRTC/FPLINE Pulse Width RegisterVertical Display Height Register Vrtc Fpframe Vertical Non-Display Period RegisterVRTC/FPFRAME Start Position Register REG0Ch VRTC/FPFRAME Pulse Width RegisterFpframe Vrtc Vrtc Polarity Display Mode Register Display Configuration RegistersSimultaneous Display Option Select Bits Even Scan Only Number of Bits-Per-Pixel Selection Screen 1 Display Start Address Register Screen 1 Line Compare Register Memory Address Offset Register Screen 2 Display Start Address Register 0 RWScreen 2 Display Start Address Register Clock Configuration Register Clock Configuration RegisterPixel Panning Register Number of Bits-Per-Pixel Screen 2 Pixel Panning Bits Used Power Save Configuration Register Power Save Configuration RegistersMiscellaneous Disable Register Miscellaneous Registers Gpio Configuration Register MD Configuration Readback RegisterREG1Dh MD15 MD14 MD13 MD12 MD11 MD10 MD9 MD8 Vancouver Design Center REG1Fh GPIO11 Pin GPIO10 Pin GPIO9 Pin GPIO8 Pin IO Config Gpio Status / Control Register REG21h Gpio Status / Control RegisterGPO GPIO11 Pin GPIO10 Pin GPIO9 Pin GPIO8 Pin Control IO Status REG22h EDO Read RC Timing RAS# to Performance Enhancement RegisterREG22h Bits Minimum Random Cycle Width t RC Optimal Dram Timing RAS# to CAS# Delay tRCDREG22h Bit RAS# Precharge Width t RP Look-Up Table Address Register RGB Index Bits Look-Up Table Access Pointer SequenceLook-Up Table Registers Look-Up Table Bank Select Register Look-Up Table Data RegisterREG26h LUT Data Bit REG27h Red Bank Blue Bank Green Bank Select Bit Ramdac Write Mode Address Register Ramdac Read Mode Address RegisterExternal Ramdac Control Registers Ramdac Pixel Read Mask Register REG2Eh or REG2Fh Ramdac Palette Data Register 512K byte Memory AB200 Display Buffer Half Frame Buffer Image Buffer Display Mode Data Format Display Configuration 15/16 Bit-Per-Pixel Format Memory Organization Image Buffer Image ManipulationDisplay Maximum Mclk Pclk Ratios ClockingDisplay type Maximum Pclk Allowed Bpp 16 bpp = Pclk Frame Rate CalculationSpeed Grade Bpp Clock Hndpt s Panel MHz FPM-DRAM Display Mode Bit Wide Look-Up Table Bit-Per-Pixel ModeLook-Up Table Architecture Gray Shade Display Modes Bit-Per-Pixel Mode Color Display Modes Bit-Per-Pixel Color Mode Bank Selected Bank Entry Bit Red data output Logic Red Look-Up Table 0000 0001 0010 0011 0100 0101 Entry 0110 Color Data Format Red Look-Up Table Software Suspend Power Save ModesHardware Suspend Pin States in Power Save Modes Power Save Mode Function SummaryPower Save Mode PSM Pin State Pins Normal Software Hardware Active Suspend QFP15 128 pin Unit mm Mechanical Data14.1 QFP15-128 S1D13504F00A ±0.2 TQFP15-128 S1D13504F01ATQFP15 128 pin Unit mm 125 QFP20-144 S1D13504F02AQFP20 144 pin Unit mm Document Number X19A-G-002-07 Programming Notes and Examples This page Left Blank Advanced Techniques LCD Power Sequencing and Power Save ModesIntroduction Programming the S1D13504 Registers Identifying the S1D13504 Hardware Abstraction Layer HAL CRT ConsiderationsSample Code Appendix a Supported Panel Values Initializing the S1D13504 Registers This page Left Blank Introduction 3 REG02 bit 1 Dual/Single Panel Type Programming the S1D13504 Registers2 REG22 bits 7-2 Performance Enhancement Register Register Initialization Initialization Sequence 4 REG1B bit 0 Half Frame Buffer Disable5 REG23 Display Fifo Operation Description Initialization ExampleInitializing the S1D13504 Registers Disabling the Half Frame Buffer Sequence Re-Programming Registers Pixel Bit Display Buffer LocationBit Bit Red Bit Green Bit Blue Bit Memory Organization for Eight Bit-per-pixel 256 Colors Bit Reserved Red Bit Green Bit Blue Bit Memory Organization for 15 Bit-per-pixel 32768 ColorsMemory Organization for 16 Bit-per-pixel 65536 Colors REG24h Look-Up Table Address Register Read/Write Look-Up Table LUTREG26h Look-Up Table Data Register Read/Write REG27h Look-Up Table Bank Register Read/Write Bank Select Bits Bank Look-Up Table ConfigurationsLook-Up Table Organization Recommended LUT Values for 2 bpp Color Mode Recommended LUT Values for 1 bpp Color ModeColor Modes Address Red Green Blue 11 Recommended LUT Values For 8 bpp Color Mode Gray Shade Modes 12 Examples of 256 Pixel Colors Using Linear LUT13 Recommended LUT Values for 1 bpp Gray Shades Pixel Value Color LUT Address Green LUT Data 14 Recommended LUT Values for 2 bpp Gray Shades15 Recommended LUT Values for 8 bpp Gray Shade Bpp Gray Shade Virtual Display Advanced Technique s Examples RegistersREG16h Memory Address Offset Register REG17h Memory Address Offset Register Panning and Scrolling Active Pixel Pan Bits Number of Pixels Panned Using Start Address Example 4 Panning Right and Left REG0E Screen 1 Line Compare Register Split ScreenLine Compare Bit REG0F Screen 1 Line Compare Register REG15h Screen 2 Display Start Address Register REG13h Screen 2 Display Start Address RegisterREG14h Screen 2 Display Start Address Register Introduction to LCD Power Sequencing LCD Power Sequencing and Power Save ModesIntroduction to Power Save Modes Display Mode Register Shortening the 128 Frame delay using Software Suspend Suspend Enable SequenceShortening the 128 Frame Delay using Hardware SUSPEND# Suspend Sequencing LCD Enable/Disable Sequencing Reg0D bit Suspend Disable SequenceLCD Enable / Disable using Power Save Modes LCD Enable / Disable using Manual Control Introduction CRT ConsiderationsCRT Only Ramdac Register Mapping for Little/Big-Endian Related Register Data for CRT Only Simultaneous Display Address Address Register 640X480@75Hz 640X480@60Hz Related register data for Simultaneous Display Identifying the S1D13504 Initialization Int seDeRegisterDeviceint device Hardware Abstraction Layer HALAPI for 13504HAL Int seInitHalvoid Int seGetIdint device, Byte *pId Int seValidStdDeviceint device Int seSetInitint deviceInt seValidRegisteredDeviceint device Int seGetBytesPerScanlineint device, int *pBytes Int seGetBitsPerPixelint device, Byte *pBitsPerPixelInt seGetLastUsableByteint device, Dword *pLastByte Int seGetLinearDispAddrint device, Dword *pDispLogicalAddr Int seReadDisplayWordint device, Dword offset, Word *pWord Int seGetScreenSizeint device, int *width, int *heightInt seReadDisplayByteint device, Dword offset, Byte *pByte Int seSplitInitint device, Dword Scrn1Addr, Dword Scrn2Addr Int seSetBitsPerPixelint device, Byte BitsPerPixel Int seVirtMoveint device, Byte WhichScreen, int x, int y Int seVirtInitint device, int xVirt, long *yVirt Vancouver Design Center Int seGetLutint device, Byte *pLut Color Manipulation Int seGetDacint device, Byte *pDacInt seGetDacEntryint device, Byte index, Byte *pEntry Int seSetDacEntryint device, Byte index, Byte *pEntry Int seGetLutEntryint device, Byte index, Byte *pEntryInt seSetDacint device, Byte *pDac Int seSetLutEntryint device, Byte index, Byte *pEntry Int seSetLutint device, Byte *pLut Int seDrawTextint device, char *fmt Int sePutcint device, int ch Int seGetcharvoidInt sePutcharint ch Int seSetRegint device, int index, Byte val Miscellaneous Int seDelayint device, Dword SecondsInt seSetPixelint device, int x, int y, Dword color Word seRotateByteRightBYTE val, Byte bits Word seRotateByteLeftBYTE val, Byte bits Sample Code Sample code using 13504HAL API Sample code without using 13504HAL API Vancouver Design Center Pclk To arrive at the frame rate closest to the desired Words Fifo Supported Panel Values Appendix a Supported Panel ValuesPassive Single Panel Passive Dual Panel TFT 16-Bit Register Single TFT Panel 01/02/02 Number of Bits/Pixel Document Number X19A-B-001-04 13504CFG.EXE Configuration Program Vancouver Design Center X19A-B-001-04 13504CFG.EXE Program Requirements Script Mode Interactive Mode This page Left Blank 13504CFG View Menu This page Left Blank 13504CFG.EXE Usage InstallationProgram Requirements Script Mode 13504CFG Menu Bar Interactive Mode Making 13504CFG Menu Selections Files Menu View Menu 13504CFG Current Configuration Device Menu Panel Edit Panel Setup CRT Edit CRT Setup Advanced Memory Edit Advanced Memory Setup Power Management Edit Power Setup Lookup Table LUT Edit LUT Setup Setup Help Menu Sample Program Messages Comments This page Left Blank Document Number X19A-B-002-05 13504SHOW Demonstration Program This page Left Blank S1D13504 Supported Evaluation Platforms 13504SHOW Program Messages Error Too many devices registered Document Number X19A-B-003-05 13504SPLT Display Utility This page Left Blank 13504SPLT 13504SPLT Example Comments This page Left Blank Document Number X19A-B-004-05 13504VIRT Display Utility S1D13504 13504VIRT Display Utility X19A-B-004-05 13504VIRT 13504VIRT Example Comments This page Left Blank Document Number X19A-B-005-05 13504PLAY Diagnostic Utility This page Left Blank 13504PLAY Reads/writes the registers Scripting 13504PLAY Example Comments Document Number X19A-B-006-04 13504BMP Demonstration Program This page Left Blank 13504BMP Program Messages Document Number X19A-B-007-04 13504PWR Software Suspend Power Sequencing Utility X19A-B-007-04 Issue Date 01/02/01 13504PWR Selects software suspend Error Unknown command line argument This page Left Blank Document Number X19A-B-008-02 13504DCFG Configuration Program This page Left Blank Table of Contents This page Left Blank Clocks Tab Panel Tab List of Figures This page Left Blank Usage Installation13504DCFG 13504DCFG Configuration Tabs General Tab General Tab Memory Tab Memory Tab Clocks Tab Clocks Tab Clki Clocks TabLCD Mclkpclk CRT Mclkpclk Panel Tab Panel Tab STN/TFT Panel TabHRTC/FPLINE VRTC/FPFRAME CRT Tab CRT Tab Defaults Tab Defaults TabSelect the default display device. Three display modes LCD Initializes the registers based on the default mode Registers Tab Registers Tab Miscellaneous Flags Tab Miscellaneous Flags Tab Saving to a File Comments Resolution Frame Rate Hz Pclk MHz Supported Dram Types Document Number X19A-E-001-04 Windows CE Display Drivers X19A-E-001-04 Program Requirements DIP SwitchExample Driver Builds Windows Version With this line Build For Cepc If CEPCDDIVGA2BPP Epson Research and Development Installation for Cepc Environment Example InstallationInstallation for Hitachi D9000 and Etma ODO Comments This page Left Blank Document Number X19A-E-002-03 Wind River WindML v2.0 Display Drivers X19A-E-002-03 Issue Date 01/04/06 Wind River WindML v2.0 Display Drivers Make CPU=PENTIUM ugl Building a WindML v2.0 Display Driver Epson Research and Development This page Left Blank Document Number X19A-E-003-02 Wind River UGL v1.2 Display Drivers X19A-E-003-02 Wind River UGL v1.2 Display Drivers Building a UGL v1.2 Display Driver Epson Research and Development This page Left Blank Document Number X19A-G-004-06 S1D13504 X19A-G-004-06 Issue Date 01/02/02 Parts List Schematic Diagrams Installation and Configuration This page Left Blank S1D13504B00C Schematic Diagram 1 of 6 This page Left Blank Features Configuration DIP Switch Settings Installation and ConfigurationJumper Settings Host Bus Selection LCD / Ramdac Interface Pin Mapping LCD Signal Connector J6 Connector Comments Pin No CPU / BUS Interface Connector PinoutsCPU/BUS Connector H1 Pinout CPU/BUS Connector H2 Pinout DB150 D150 D3116 WE1# Host Bus Interface Pin Mapping ISA Bus Support Technical Description Dram Support Non-ISA Bus SupportDecode Logic Clock Input Support Color Passive LCD Panel Support Monochrome LCD Panel SupportColor TFT LCD Panel Support External Cmos Ramdac Support Core VDD Power Supply Power Save ModesIO VDD Power Supply Adjustable LCD Panel Negative Power Supply 15 CPU/Bus Interface Header Strips Schematic Notes Item # Qty/board Designation Part Value Description Parts List Texas Instrument PAL 24 pin DIP package/socketed TIBPAL22V10-15BCNT Diagrams Schematic S1D13504B00C Schematic Diagram 2 Rev.1.0 S1D13504B00C Schematic Diagram 4 Diagram 5 S1D13504B00C Schematic Diagram 6 This page Left Blank Document Number X19A-G-003-05 S5U13504-D9000 S5U13504-D9000 X19A-G-003-05 Issue Date 01/02/02 D9000 Specifics Introduction Features This page Left Blank S5U13504-D9000 Perspective View This page Left Blank Reference Display Buffer S1D13504 Color Graphics LCD Controller LCD Display Support LCD Interface Pin Mapping LCD Connector Pinout CRT Support Adjustable LCD Bias Power Supply Connector Pinout for Channel A6 and A7 Interface SignalsInterface Signals D9000 Specifics DC12V Connector Pinout for Channel A7GND Channel A7 Pin # Fpga Signal S1D13504 Signal SmZ BS# GND Connectors Pinout for Channel A6Channel A6 Pin # Fpga Signal S1D13504 Signal SmXY Channel A6 Pin # Fpga Signal S1D13504 Signal SmZ Bus Interface Timing Board DimensionsMemory Address CS#, M/R# Decode Makefpga file Item # Qty Reference Part Description Parts List Schematic S5U13504-D9000 Schematic Diagram 2 S5U13504-D9000 Schematic Diagram 3 D9000 Component Placement PCB Layout Component Placement S5U13504-D9000 Perspective View Perspective View Document Number X19A-G-006-04 Power Consumption S1D13504 Power Consumption X19A-G-006-04 S1D13504 Power Consumption Conditions S1D13504 Total Power ConsumptionSummary Document Number X19A-G-005-08 Interfacing to the Philips Mips PR31500/PR31700 Processor This page Left Blank Direct Connection to the Philips PR31500/PR31700 This page Left Blank List of Tables S1D13504 to PR31500/PR31700 Connection using One IT8368E This page Left Blank Introduction Interfacing to the PR31500/PR31700 S1D13504 Host Bus Interface WAIT# RESET#Generic MPU Host Bus Interface Pin Mapping S1D13504 Generic MPU Pin Names Generic MPU Host Bus Interface Signals Hardware Description Direct Connection to the Philips PR31500/PR31700 Memory Mapping and Aliasing MD3 MD4 S1D13504 ConfigurationMD1 MD2 Hardware Description-Using One IT8368E System Design Using the IT8368E PC Card Buffer Logic Chip Select Vancouver Design Center PR31500/PR31700 S1D13504 Hardware Description-Using Two IT8368E’s IT8368E Configuration IT8368E Uses PC Card Slot # Philips Address Size Function TX3912 Address Size Function CARDnIOEN=0 CARDnIOEN=1 S1D13504 Configuration using the IT8368E Software Document Sources ReferencesDocuments Epson LCD/CRT Controllers S1D13504 Technical SupportPhilips Mips PR31500/PR31700 Processor ITE IT8368E This page Left Blank Document Number X19A-G-007-07 Interfacing to the NEC VR4102 Microprocessor X19A-G-007-07 Issue Date 01/02/02 Introduction Interfacing to the NEC VR4102 This page Left Blank NEC VR4102 Read/Write Cycles This page Left Blank Introduction Overview Interfacing to the NEC VR4102NEC VR4102 System Bus Lcdrdy LCD Memory Access Cycles S1D13504 Host Bus Interface Generic MPU Host Bus Interface Signals Decode Logic VR4102 to S1D13504 InterfaceRead/Write Generic bus interface e.g. MPC821, ISA bus interface S1D13504 Hardware Configuration NEC Signals Cycle S1D13504 Signals NEC VR4102 ConfigurationWR# Write Software References Japan North America Taiwan, R.O.C NEC Electronics Inc. VR4102 This page Left Blank Interfacing to the Motorola MCF5307 Coldfire Microprocessor X19A-G-011-07 Issue Date 01/02/02 S1D13504 Bus Interface This page Left Blank List of Tables This page Left Blank Introduction Normal Non-Burst Bus Transactions Interfacing to the MCF5307MCF5307 System Bus MCF5307 Memory Read Cycle Burst Cycles Chip-Select Module S1D13504 Bus Interface Generic MPU Host Bus Interface Signals Hardware Connections MCF5307 To S1D13504 Interface S1D13504 Configuration Settings Memory/Register Mapping MCF5307 Chip Select Configuration Software Motorola Inc. Motorola Literature Distribution Center, 800 Motorola MCF5307 Processor S1D13504 Color Graphics LCD / CRT Controller X19A-G-013-02 Issue Date 01/02/02 Introduction Interfacing to the MC68328 This page Left Blank Generic MPU Host Bus Interface Pin Mapping This page Left Blank Introduction 68328 System Bus Interfacing to the MC68328 S1D13504 Host Bus Interface Generic MPU Host Bus Interface Signals MC68328 To S1D13504 Interface Busclk RESET# CSB3 Dtack UWE LWE CLK0 MD7 MD6 Option Memory Selection MC68328 Chip Select Configuration Software References Motorola MC68328 Processor This page Left Blank Interfacing to the Motorola MPC821 Microprocessor X19A-G-010-05 Issue Date 01/02/02 Introduction Interfacing to the MPC821 This page Left Blank List of Tables This page Left Blank Introduction MPC821 Bus Overview Interfacing to the MPC821MPC8xx System Bus Power PC Memory Read Cycle Power PC Memory Write Cycle General-Purpose Chip Select Module Gpcm Memory Controller Module User-Programmable Machine UPM S1D13504 Host Bus Interface Generic MPU Host Bus Interface Signals Typical Implementation of MPC821 to S1D13504 Interface MPC821 to S1D13504 Interface AB8 AB9AB7 AB6 Sysclk SresetCS4 WE0 S1D13504 Hardware Configuration Register/Memory Mapping MPC821 Chip Select Configuration Source Code Test Software Epson Research and Development Software References Motorola MPC821 Processor Document Number X19A-G-009-05 Interfacing to the PC Card Bus This page Left Blank Introduction Interfacing to the PC Card Bus This page Left Blank PC Card Read Cycle This page Left Blank Introduction Interfacing to the PC Card Bus Memory Access CyclesPC Card System Bus PC Card Overview PC Card Read Cycle S1D13504 Host Bus Interface Generic MPU Host Bus Interface Signals Typical Implementation of PC Card to S1D13504 Interface PC Card to S1D13504 Interface Generic MPU SH-3 Equations PAL Equations Software PCMCIA/JEIDA, PC Card Standard -- March Pcmcia PC Card Standard This page Left Blank Document Number X19A-G-012-04 Interfacing to the Toshiba Mips TX3912 Processor This page Left Blank Direct Connection to the Toshiba TX3912 This page Left Blank S1D13504 to TX3912 Connection using One IT8368E This page Left Blank Introduction Interfacing to the TX3912 S1D13504 Host Bus Interface Generic MPU Host Bus Interface Signals Direct Connection to the Toshiba TX3912 Memory Mapping and Aliasing S1D13504 Hardware Configuration System Design Using the IT8368E PC Card Buffer S1D13504 to TX3912 Connection using One IT8368E Hardware Description-Using Two IT8368E’s S1D13504 to TX3912 Connection using Two IT8368E IT8368E Configuration 64Mb Card 2 Attribute 64Mb64Mb Card 1 Memory 64Mb Card 2 Memory S1D13504 Configuration Software References Toshiba Mips TX3912 Processor ITE IT8368E This page Left Blank