Epson Research and Development

Page 7

Vancouver Design Center

 

 

 

1 Introduction

This manual describes the setup and operation of the S5U13504B00C Rev. 1.0 Evaluation Board when used with the S1D13504 Color Graphics LCD/CRT Controller in the ISA bus environment.

For more information regarding the S1D13504, refer to the S1D13504 Hardware Functional Speci- fication, document number X19A-A-002-xx.

1.1 Features

128 pin QFP15 package.

SMT technology for all appropriate devices.

4/8-bit monochrome passive LCD panels support.

4/8/16-bit color passive LCD panels support.

9/12/18-bit LCD TFT panels support.

External RAMDAC support.

16-bit ISA bus support.

Oscillator support for CLKI (up to 40.0MHz).

5.0V 1M x 16 EDO-DRAM.

Support for software power save modes.

3.3V Core VDD power supply.

Selectable 3.3V or 5.0V IO VDD power supply (via jumper JP2).

On-board adjustable LCD BIAS negative power supply (-14V to -24V).

On-board adjustable LCD BIAS positive power supply (+23V to +40V).

CPU/Bus interface header strips for non-ISA bus support.

S5U13504B00C Rev.1.0 ISA Bus Evaluation Board User Manual

S1D13504

Issue Date: 01/02/02

X19A-G-004-06

Page 313
Image 313
Epson S1D13504 manual Introduction, Features