Epson S1D13504 Hardware Configuration, Generic bus interface e.g. MPC821, ISA bus interface

Epson Research and Development	Page 13
Vancouver Design Center

4.2 S1D13504 Hardware Configuration

The S1D13504 uses MD15 through MD0 to allow selection of the bus mode and other configuration data on the rising edge of RESET#. For details on configuration, refer to the S1D13504 Hardware Functional Specification, document number X19A-A-002-xx.

The tables below show only those configuration settings important to the PC Card host bus interface.

	.
	Table 4-1: Summary of Power-On/Reset Options
S1D13504	value on this pin at rising edge of RESET# is used to configure: (1/0)
Pin Name	1	0
MD0	8-bit host bus interface	16-bit host bus interface
MD1
MD2	For host bus interface selection see Table 4-2, “Host Bus Interface Selection”
MD3
MD4	Little Endian	Big Endian
MD5	WAIT# is active high (1 = insert wait state)	WAIT# is active low (0 = insert wait state)
	= configuration for NEC VR4102 interface.

Table 4-2: Host Bus Interface Selection

MD3	MD2	MD1	Host Bus Interface
0	0	0	SH-3 bus interface
0	0	1	MC68K bus 1 interface (e.g. MC68000)
0	1	0	MC68K bus 2 interface (e.g. MC68030)
0	1	1	Generic bus interface (e.g. MPC821, ISA bus interface)
1	x	x	Reserved

= configuration for NEC VR4102 interface.

Interfacing to the NEC VR4102™ Microprocessor	S1D13504
Issue Date: 01/02/02	X19A-G-007-07