Epson S1D13504 Frame Rate Calculation, = Pclk, Speed Grade Bpp Clock Hndpt s Panel, MHz, Edo-Dram

Page 120	Epson Research and Development
	Vancouver Design Center

11.2 Frame Rate Calculation

The frame rate is calculated using the following formula:

PCLKm ax

FrameRate = ----------------------------------------------------------------------------------------

( HDP + HNDP) ⋅ ( VDP + VNDP)

Where:

VDP	= Vertical Display Period	= REG[09h] bits [1:0], REG[08h] bits [7:0] + 1
VNDP	= Vertical Non-Display Period	= REG[0Ah] bits [5:0] + 1
		= in table below
HDP	= Horizontal Display Period	= ((REG[04h] bits [6:0]) + 1) * 8Ts
HNDP	= Horizontal Non-Display Period	= ((REG[05h] bits [4:0]) + 1) * 8Ts
		= given in table below
Ts	= Pixel Clock	= PCLK

Table 11-3: Example Frame Rates

DRAM Type1			Color	Maximum	Minimum	Maximum Frame
				Pixel		Rate (Hz)
	Display	Resolution	Depth		Panel
(Speed Grade)			(bpp)	Clock	HNDP(Ts)	Panel4	CRT
				(MHz)
	• Single Panel.	800x6002	1/2/4/8		32	80	60
	• CRT.
			16		56	78	60
	• Dual Monochrome/Color Panel
			1/2/4/8		32	123	85
	with Half Frame Buffer Disabled.5	640x480
			16		56	119	85
	• Simultaneous CRT + Single Panel.
50ns	• Simultaneous CRT + Dual	640x240	1/2/4/8	40	32	247	-
	Monochrome/Color Panel with Half		16		56	242	-
EDO-DRAM
	Frame Buffer Disabled.5
MClk = 40MHz		480x320	1/2/4/8		32	243	-
			16		56	232	-
NRC = 4
NRP = 1.5		320x240	1/2/4/8		32	471	-
NRCD = 2
			16		56	441	-
	• Dual Color with Half Frame Buffer	800x6002,3	1/2/4/8	20	32	80	-
	Enabled.
			16	13.3	32	53	-
	• Dual Mono with Half Frame Buffer
			1/2/4/8	20	32	123	-
	Enabled.	640x480
			16	13.3	32	82	-

S1D13504	Hardware Functional Specification
X19A-A-002-18	Issue Date: 01/01/30