Manuals / Texas Instruments / Computer Equipment / Computer Drive

Texas Instruments TMS320DM648 manual Video Port Pin Interrupt Clear Register Piclr, PICLR22

Models: TMS320DM648

1 174

Download 174 pages 10.69 Kb

Page 166

www.ti.com

GPIO Registers

5.1.12 Video Port Pin Interrupt Clear Register (PICLR)

PICLR is an alias of the video port pin interrupt status register (PISTAT) for writes only. Writing a 1 to a bit of PICLR clears the corresponding bit in PISTAT. Writing a 0 has no effect. Register reads return all 0s.

The video port pin interrupt clear register (PICLR) is shown in Figure 5-12and described in Table 5-13.

Figure 5-12. Video Port Pin Interrupt Clear Register (PICLR)

31							24
			Reserved
				R-0
23	22	21	20	19	18	17	16
Reserved	PICLR22	PICLR21	PICLR20	PICLR19	PICLR18	PICLR17	PICLR16
R-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0
15	14	13	12	11	10	9	8
PICLR15	PICLR14	PICLR13	PICLR12	Reserved	Reserved	PICLR9	PICLR8
W-0	W-0	W-0	W-0	R-0	R-0	W-0	W-0
7	6	5	4	3	2	1	0
PICLR7	PICLR6	PICLR5	PICLR4	PICLR3	PICLR2	Reserved	Reserved
W-0	W-0	W-0	W-0	W-0	W-0	R-0	R-0

LEGEND: R/W = Read/Write; R = Read only; -n= value after reset

Table 5-13. Video Port Pin Interrupt Clear Register (PICLR) Field Descriptions

Bit	field (1)	symval (1)	Value	Description
31-23	Reserved	-	0	Reserved. The reserved bit location is always read as 0. A value written to this field
				has no effect.
22	PICLR22	OF(value)		Allows PISTAT22 bit to be cleared to a logic low.
		DEFAULT	0	No effect.
		NONE
		VCTL3CLR	1	Clears PISTAT22 (VCTL3) bit to 0.
21	PICLR21	OF(value)		Allows PISTAT21 bit to be cleared to a logic low.
		DEFAULT	0	No effect.
		NONE
		VCTL2CLR	1	Clears PISTAT21 (VCTL2) bit to 0.
20	PICLR20	OF(value)		Allows PISTAT20 bit to be cleared to a logic low.
		DEFAULT	0	No effect.
		NONE
		VCTL1CLR	1	Clears PISTAT20 (VCTL1) bit to 0.
19-2	PICLR[19-2]	OF(value)		Allows PISTAT[19-2] bit to be cleared to a logic low.
		DEFAULT	0	No effect.
		NONE
		VDATAnCLR	1	Clears PISTAT[n] (VDATA[n]) bit to 0.

(1)For CSL implementation, use the notation VP_PICLR_PICLRn_symval

166	General-Purpose I/O Operation	SPRUEM1 –May 2007
		Submit Documentation Feedback

Image 166

Texas Instruments TMS320DM648 manual Video Port Pin Interrupt Clear Register Piclr, PICLR22

Contents

Users Guide Submit Documentation Feedback Contents Raw Data Capture Mode BT.656 Image Display Video Display Registers Recommended Values Operational Details List of Figures Bit BT.656 Fifo Unpacking Video Display Event Register Vddispevt List of Tables Video Display Register Recommended Values Notational Conventions About This ManualRelated Documentation From Texas Instruments Related Documentation From Texas Instruments Trademarks Overview Video Port Video Port Block Diagram Video Port Fifo Edma InterfaceVideo Capture Fifo Configurations BT.656 Video Capture Fifo ConfigurationYsrca Y/C Video Capture Fifo Configuration Video Display Fifo Configurations Bit Raw Video Capture Fifo ConfigurationBit Locked Raw Video Display Fifo Configuration 10. Y/C Video Display Fifo Configuration Video Port RegistersVideo Display Signal Mapping Video Capture Signal Mapping1Video Port Pin Mapping Vdin Bus Usage for Capture Modes Capture Mode BT.656 Raw Data Data Bus BitVdin Data Bus Usage for Capture Modes1 VideoPort Clocking Vdout Data Bus Usage for Display ModesVideo Port Pin Multiplexing Vdout Data Bus Usage for Display Modes1Video Port Peripheral Bus Reset Reset OperationPower-On Reset Software Port ResetDisplay Channel Reset Capture Channel ResetInterrupt Operation Edma Operation Capture Edma Event GenerationDisplay Edma Event Generation Edma Size and Threshold RestrictionsVideo Port Control Registers Edma Interface OperationVideo Port Control Registers Acronym Register NameVideo Port Control Register Vpctl Field Descriptions Video Port Control Register VpctlDescription Video Port Operating Mode Selection Operating ModeVideo Port Status Register Vpstat Video Port Status Register Vpstat Field DescriptionsVideo Port Interrupt Enable Register Vpie Dcna LfdaVideo Port Interrupt Status Register Vpis Lfda Sfda VINTA2 VINTA1 Serra Ccmpa CovraVideo Port Interrupt Status Register Vpis Field Descriptions None Clear VdctlShort field detected on channel a interrupt detected bit Covra BT.656 and Y/C Mode Field and Frame Operation Video Capture PortVideo Capture Mode Selection Video Capture Mode SelectionBT.656 Video Capture Mode 1 BT.656 Capture ChannelsError Correction by Protection Bits BT.656 Protection Bits3 BT.656 Image Window and Capture Video Capture ParametersCommon Video Source Parameters 4 BT.656 Data Sampling5 BT.656 Fifo Packing Video Source2 Y/C Timing Reference Codes Y/C Video Capture Mode1 Y/C Capture Channels 3 Y/C Image Window and CaptureBit Y/C Fifo Packing BT.656 and Y/C Mode Field and Frame Operation4 Y/C Fifo Packing VclkinaVC xCTL Bit BT.656 and Y/C Mode Capture OperationCapture Determination and Notification OperationVertical Synchronization Programming Vertical Counter Reset PointVertical Synchronization EAVVcount Operation Example EXC = VRST=0 VRST=1 FINV=0 FINV=1 VcountHorizontal Synchronization Programming Horizontal Counter Reset PointHorizontal Synchronization VCxCTL BitField Identification Programming Field IdentificationField Detect Method Vclkin VSYNC# VCTL2 Short and Long Field DetectVideo Input Filtering HSYNC# VCTL1Chrominance Re-sampling Operation 10. Input Filter Mode SelectionInput Filter Modes Scaling OperationEdge Pixel Replication 2 Scaled Co-Sited FilteringAncillary Data Capture 11. Edge Pixel ReplicationVertical Ancillary Vanc Data Capture Raw Data Capture ModeHorizontal Ancillary Hanc Data Capture Raw Data Capture NotificationRaw Data Fifo Packing 11. Raw Data Mode Capture OperationFrmc TCI Capture Features TCI Capture ModeTCI Data Capture Synchronizing the System Clock TCI Capture Error DetectionPCR Vcactl Bit 12. TCI Capture Mode OperationTCI Data Capture Notification Clear FrmcReading from the Fifo Writing to the FifoPerr Psterr Capturing Video in BT.656 or Y/C Mode Capture Line Boundary ConditionsHandling Fifo Overrun in BT.656 or Y/C Mode Capturing Video in Raw Data ModeHandling Fifo Overrun Condition in Raw Data Mode Capturing Data in TCI Capture ModeVideo Capture Registers Handling Fifo Overrun Condition in TCI Capture Mode13. Video Capture Control Registers Fsync Frmc F2C F1C Vcypos Video Capture Channel x Status Register VCASTAT, VcbstatVcfld Vcxpos Video Capture Channel a Control Register Vcactl BT.656 or Y/C Mode Raw Data Mode TCI ModeDescription Bit Rdfe Finv EXC Fldd Vrst Hrst Vcen None ResetRstch Blkcap Lfde Sfde ResmplV1EAV Eavsav ExternEavfid FDL V0EAVValue BT.656 or Y/C Mode Raw Data Mode TCI Mode Video Capture Channel x Field 1 Start Register VCxSTRT1Video Capture Channel x Field 1 Stop Register VCxSTOP1 Vcystop Video Capture Channel x Field 2 Start Register VCxSTRT2Vcxstop Video Capture Channel x Field 2 Stop Register VCxSTOP2 26. Video Capture Channel x Field 2 Stop Register VCxSTOP2Video Capture Channel x Vertical Interrupt Register VCxVINT VCTHRLD2 VCTHRLD1CAPEVTCT2 Video Capture Channel x Event Count Register VCxEVTCTVideo Capture Channel B Control Register Vcbctl CAPEVTCT130. Video Capture Channel B Control Register Vcbctl Vrst Hrst VcenSAV or VCTL1 inactive edge Not used TCI Capture Control Register Tcictl BT.656, Y/C Mode, or Raw Data Mode TCI Mode24. TCI Capture Control Register Tcictl Field Descriptions TCI Clock Initialization LSB Register Tciclkinitl InpcrTCI Clock Initialization MSB Register Tciclkinitm Bit Value ModeTCI System Time Clock LSB Register Tcistclkl Pcre Pcrm Default PcrmTCI System Time Clock MSB Register Tcistclkm PcreTCI System Time Clock Compare MSB Register Tcistcmpm TCI System Time Clock Compare LSB Register TcistcmplATC TCI System Time Clock Compare Mask MSB Register Tcistmskm Value BT.656, Y/C Mode, or Raw Data Mode TCI ModeTCI System Time Clock Compare Mask LSB Register Tcistmskl AtcmTCI System Time Clock Ticks Interrupt Register Tciticks Value BT.656, Y/C Mode, or Raw Data Mode TCI M odeTickct 34. Video Capture Fifo Registers Capture Mode Register BT.656 or Y/C Raw DataVideo Capture Fifo Registers 35. Video Capture Fifo Registers FunctionVideo Display Field and Frame Operation Displaying Video in BT.656 or Y/C ModeVideo Display Registers Recommended Values Dmode Bits Mode Description Video Display Mode SelectionVideo Display Mode Selection Image TimingSmpte 296M Compatible Progressive Scan Display Interlaced Blanking Intervals and Video Areas Video Display Counters Progressive Blanking Intervals and Video AreaHorizontal Blanking and Horizontal Sync Timing External Sync Operation Sync Signal GenerationBT.656 Video Display Mode Port Sync OperationDisplay Timing Reference Codes Fpcount VclkoutLine Number BT.656 Frame TimingLine Number 525/60 Description4 BT.656 Fifo Unpacking Blanking Codes3 BT.656 Image Display Vclkout2 Y/C Blanking Codes Y/C Video Display Mode1 Y/C Display Timing Reference Codes 3 Y/C Image DisplayVideo Output Filtering Output Filter Mode Selection4 Y/C Fifo Unpacking Output Filter Modes15. Chrominance Re-sampling 2x Co-Sited Scaling2x Interspersed Scaling 18. Output Edge Pixel ReplicationHorizontal Ancillary Hanc Data Display Raw Data Display ModeAncillary Data Display Vertical Ancillary Vanc Data DisplayRaw Mode RGB Output Support Raw Data Fifo UnpackingDisplay Operation Video Display Field and Frame OperationDisplay Determination and Notification Vdctl BitVideo Display Event Generation Display Line Boundary ConditionsIpcount =IMGSIZE78 Display Timing ExamplesInterlaced BT.656 Timing Example YfifoFlcount Vclkin Fpcount Ipcount VCTL1 Hblnkac VCTL1 Hsyncac VclkoutFrmwidth = IMGHOFF1 = 112 Interlaced Raw Display Example 26. BT.656 Interlaced Display Vertical Timing ExampleIpcount VCTL1 Hblnkab Vclkin FpcountVCTL1 Hsyncab Vclkout 28. Raw Interlaced Display Vertical Timing Example 3 Y/C Progressive Display Example Frmwidth = IMGHOFF1 = Hblnkstart = VCTL1 Hblnkac VCTL1 Hsyncac VclkoutHsyncstart = 1350 Hsyncstop = 30. Y/C Progressive Display Vertical Timing Example Flcount EAV Ilcount V FDisplaying Video in BT.656 or Y/C Mode Displaying Video in Raw Data Mode Handling Under-run Condition of the Display Fifo Video Display Status Register Vdstat Video Display RegistersVideo Display Control Registers Video Display Control Register Vdctl Video Display Status Register Vdstat Field DescriptionsBT.656 and Y/C Mode Raw Data Mode Video Display Control Register Vdctl Field DescriptionsVideo Display Control Register Vdctl Field Descriptions None Frmdis Value BT.656 and Y/C Mode Raw Data ModeBlanking None FlddisFrmheight Video Display Frame Size Register VdfrmszVideo Display Horizontal Blanking Register Vdhblnk FrmwidthBT.656 and Y/C Mode Raw Data Mode 31-28 Reserved Field has no effectVBLNKYSTOP1 VBLNKXSTOP1VBLNKYSTART2 VBLNKXSTART2VBLNKYSTOP2 Value BT.656 and Y/C ModeDEFAULT0 VBLNKXSTOP2IMGHOFF1 Video Display Field 1 Image Offset Register VDIMGOFF1IMGVOFF1 None NegoffIMGVSIZE1 Video Display Field 1 Image Size Register VDIMGSZ1IMGHSIZE1 IMGVOFF2 Video Display Field 2 Image Offset Register VDIMGOFF2IMGHOFF2 IMGVSIZE2 Video Display Field 2 Image Size Register VDIMGSZ2Video Display Field 1 Timing Register VDFLDT1 IMGHSIZE2FLD1XSTART Video Display Field 2 Timing Register VDFLDT2FLD1YSTART FLD2YSTARTIncpix Video Display Threshold Register VdthrldVDTHRLD2 VDTHRLD1Hsyncstop Video Display Horizontal Synchronization Register VdhsyncHsyncstart VSYNCYSTOP1 VSYNCXSTART1VSYNCYSTART1 VSYNCXSTOP1VSYNCXSTART2 VSYNCYSTART2Crld Hrld Video Display Counter Reload Register VdreloadVrld CrldDISPEVT2 Video Display Event Register VddispevtVideo Display Clipping Register Vdclip DISPEVT1Video Display Default Display Value Register Vddefval ClipchighDefval Video Display Vertical Interrupt Register VdvintCrdefval Cbdefval CrdefvalVideo Display Field Bit Register Vdfbit 56. Video Display Vertical Interrupt Register VdvintVBITCLR1 FbitsetFbitclr VBITSET1VBITCLR2 VBITSET234. Video Display Register Recommended Values Video Display Registers Recommended ValuesRegister Field 525/60 Value 35. Video Display Fifo Registers Display ModeVideo Display Fifo Registers 36. Video Display Fifo Registers FunctionGeneral-Purpose I/O Operation Video Port Registers Gpio RegistersOffset Address Acronym Register Name Class Revision Video Port Peripheral Identification Register VppidType ClassPeren Video Port Peripheral Control Register PCRPeren Soft Free StopVideo Port Pin Function Register Pfunc Video Port Pin Function Register Pfunc Field DescriptionsNormal VDATA10TO19 Normal VDATA0TO9Video Port Pin Direction Register Pdir Video Port Pin Direction Register Pdir Field DescriptionsVDATA4TO7IN VDATA4TO7OUT VDATA12TO15IN VDATA12TO15OUTVDATA8TO9IN VDATA8TO9OUT VDATA0T32IN VDATA0T32OUTVideo Port Pin Data Input Register Pdin Video Port Pin Data Input Register Pdin Field DescriptionsPDOUT9 PDOUT8 PDOUT7 PDOUT6 PDOUT5 PDOUT4 PDOUT3 PDOUT2 Video Port Pin Data Output Register PdoutVideo Port Pin Data Out Register Pdout Field Descriptions PDOUT22When writing data, writes to PDOUT20 bit Video Port Pin Data Set Register Pdset Video Port Pin Data Set Register Pdset Field DescriptionsVideo Port Pin Data Clear Register Pdclr Video Port Pin Data Clear Register Pdclr Field DescriptionsPIEN9 PIEN8 PIEN7 PIEN6 PIEN5 PIEN4 PIEN3 PIEN2 Video Port Pin Interrupt Enable Register PienPIEN22 Video Port Pin Interrupt Polarity Register Pipol Value DescriptionNone VCTL3INT Video Port Pin Interrupt Status Register PistatPISTAT22 None VCTL2INTPICLR9 PICLR8 PICLR7 PICLR6 PICLR5 PICLR4 PICLR3 PICLR2 Video Port Pin Interrupt Clear Register PiclrPICLR22 Vcxo Interpolated Control Port Overview VIC Port Interface SignalsVIC Port Signal Direction Description InterfaceOperational Details Example Values for Interpolation RateVIC Port Registers Enabling VIC PortVIC Port Registers VIC Control Register Vicctl VIC Control Register Vicctl Field DescriptionsVIC Input Register Vicin Field Descriptions VIC Input Register VicinVicinbits VIC Clock Divider Register Vicdiv Field Descriptions VIC Clock Divider Register VicdivVicclkdiv DSP Products ApplicationsRfid