Texas Instruments TMS320DM648 manual

www.ti.com

Video Port Control Registers

Table 2-5. Video Port Interrupt Enable Register (VPIE) Field Descriptions (continued)

Bit	field (1)	symval (1)	Value	Description
3	SERRA	OF(value)		Channel A synchronization error interrupt enable bit.
		DEFAULT	0	Interrupt is disabled.
		DISABLE
		ENABLE	1	Interrupt is enabled.
2	CCMPA	OF(value)		Capture complete on channel A interrupt enable bit.
		DEFAULT	0	Interrupt is disabled.
		DISABLE
		ENABLE	1	Interrupt is enabled.
1	COVRA	OF(value)		Capture overrun on channel A interrupt enable bit.
		DEFAULT	0	Interrupt is disabled.
		DISABLE
		ENABLE	1	Interrupt is enabled.
0	VIE	OF(value)		Video port global interrupt enable bit. Must be set for interrupt to be sent to DSP.
		DEFAULT	0	Interrupt is disabled.
		DISABLE
		ENABLE	1	Interrupt is enabled.

2.4.4 Video Port Interrupt Status Register (VPIS)

The video port interrupt status register (VPIS) displays the status of video port interrupts to the DSP. The interrupt is only sent to the DSP if the corresponding enable bit in VPIE is set. All VPIS bits are cleared by writing a 1, writing a 0 has no effect.

The video port interrupt status register (VPIS) is shown in Figure 2-4and described in Table 2-6.

Figure 2-4. Video Port Interrupt Status Register (VPIS)

31							24
				Reserved
				R-0
23	22	21	20	19	18	17	16
LFDB	SFDB	VINTB2	VINTB1	SERRB	CCMPB	COVRB	GPIO
R/WC-0	R/WC-0	R/WC-0	R/WC-0	R/WC-0	R/WC-0	R/WC-0	R/WC-0
15	14	13	12	11	10	9	8
Reserved	DCNA	DCMP	DUND	TICK	STC		Reserved
R-0	R/WC-0	R/WC-0	R/WC-0	R/WC-0	R/WC-0		R-0
7	6	5	4	3	2	1	0
LFDA	SFDA	VINTA2	VINTA1	SERRA	CCMPA	COVRA	Reserved
R/WC-0	R/WC-0	R/WC-0	R/WC-0	R/WC-0	R/WC-0	R/WC-0	R-0

LEGEND: R = Read only; WC = Write 1 to clear, a write of 0 has no effect; -n= value after reset

Table 2-6. Video Port Interrupt Status Register (VPIS) Field Descriptions

Bit	field (1)	symval (1)	Value	Description
31-24	Reserved	-	0	Reserved. The reserved bit location is always read as 0. A value written to this field
				has no effect.

(1)For CSL implementation, use the notation VP_VPIS_field_symval

40	Video Port	SPRUEM1 –May 2007
		Submit Documentation Feedback

Image 40

Texas Instruments TMS320DM648 manual Video Port Interrupt Status Register Vpis, Lfda Sfda VINTA2 VINTA1 Serra Ccmpa Covra

Contents

Users Guide Submit Documentation Feedback Contents Raw Data Capture Mode BT.656 Image Display Video Display Registers Recommended Values Operational Details List of Figures Bit BT.656 Fifo Unpacking Video Display Event Register Vddispevt List of Tables Video Display Register Recommended Values Notational Conventions About This ManualRelated Documentation From Texas Instruments Related Documentation From Texas Instruments Trademarks Overview Video Port Video Port Block Diagram Video Port Fifo Edma Interface Video Capture Fifo Configurations BT.656 Video Capture Fifo Configuration Ysrca Y/C Video Capture Fifo Configuration Video Display Fifo Configurations Bit Raw Video Capture Fifo Configuration Bit Locked Raw Video Display Fifo Configuration 10. Y/C Video Display Fifo Configuration Video Port Registers Video Display Signal Mapping Video Capture Signal Mapping1Video Port Pin Mapping Vdin Bus Usage for Capture Modes Capture Mode BT.656 Raw Data Data Bus BitVdin Data Bus Usage for Capture Modes1 Vdout Data Bus Usage for Display Modes Video Port Pin MultiplexingVideoPort Clocking Vdout Data Bus Usage for Display Modes1 Video Port Reset Operation Power-On ResetPeripheral Bus Reset Software Port Reset Display Channel Reset Capture Channel ResetInterrupt Operation Edma Operation Capture Edma Event Generation Display Edma Event Generation Edma Size and Threshold Restrictions Edma Interface Operation Video Port Control RegistersVideo Port Control Registers Acronym Register Name Video Port Control Register Vpctl Field Descriptions Video Port Control Register VpctlDescription Video Port Operating Mode Selection Operating Mode Video Port Status Register Vpstat Video Port Status Register Vpstat Field Descriptions Video Port Interrupt Enable Register Vpie Dcna Lfda Video Port Interrupt Status Register Vpis Lfda Sfda VINTA2 VINTA1 Serra Ccmpa Covra Video Port Interrupt Status Register Vpis Field Descriptions None Clear Vdctl Short field detected on channel a interrupt detected bit Covra BT.656 and Y/C Mode Field and Frame Operation Video Capture Port Video Capture Mode Selection BT.656 Video Capture ModeVideo Capture Mode Selection 1 BT.656 Capture Channels Error Correction by Protection Bits BT.656 Protection Bits 3 BT.656 Image Window and Capture Video Capture Parameters 4 BT.656 Data Sampling 5 BT.656 Fifo PackingCommon Video Source Parameters Video Source Y/C Video Capture Mode 1 Y/C Capture Channels2 Y/C Timing Reference Codes 3 Y/C Image Window and Capture BT.656 and Y/C Mode Field and Frame Operation 4 Y/C Fifo PackingBit Y/C Fifo Packing Vclkina BT.656 and Y/C Mode Capture Operation Capture Determination and NotificationVC xCTL Bit Operation Vertical Counter Reset Point Vertical SynchronizationVertical Synchronization Programming EAV Vcount Operation Example EXC = VRST=0 VRST=1 FINV=0 FINV=1 Vcount Horizontal Counter Reset Point Horizontal SynchronizationHorizontal Synchronization Programming VCxCTL Bit Field Identification Programming Field IdentificationField Detect Method Short and Long Field Detect Video Input FilteringVclkin VSYNC# VCTL2 HSYNC# VCTL1 10. Input Filter Mode Selection Input Filter ModesChrominance Re-sampling Operation Scaling Operation Edge Pixel Replication 2 Scaled Co-Sited Filtering Ancillary Data Capture 11. Edge Pixel Replication Raw Data Capture Mode Horizontal Ancillary Hanc Data CaptureVertical Ancillary Vanc Data Capture Raw Data Capture Notification Raw Data Fifo Packing 11. Raw Data Mode Capture OperationFrmc TCI Capture Features TCI Capture ModeTCI Data Capture Synchronizing the System Clock TCI Capture Error DetectionPCR 12. TCI Capture Mode Operation TCI Data Capture NotificationVcactl Bit Clear Frmc Reading from the Fifo Writing to the FifoPerr Psterr Capturing Video in BT.656 or Y/C Mode Capture Line Boundary Conditions Handling Fifo Overrun in BT.656 or Y/C Mode Capturing Video in Raw Data Mode Handling Fifo Overrun Condition in Raw Data Mode Capturing Data in TCI Capture Mode Video Capture Registers Handling Fifo Overrun Condition in TCI Capture Mode13. Video Capture Control Registers Fsync Frmc F2C F1C Vcypos Video Capture Channel x Status Register VCASTAT, VcbstatVcfld Vcxpos Video Capture Channel a Control Register Vcactl BT.656 or Y/C Mode Raw Data Mode TCI ModeDescription Bit None Reset Rstch BlkcapRdfe Finv EXC Fldd Vrst Hrst Vcen Lfde Sfde Resmpl Eavsav Extern Eavfid FDLV1EAV V0EAV Value BT.656 or Y/C Mode Raw Data Mode TCI Mode Video Capture Channel x Field 1 Start Register VCxSTRT1 Video Capture Channel x Field 1 Stop Register VCxSTOP1 Vcystop Video Capture Channel x Field 2 Start Register VCxSTRT2Vcxstop Video Capture Channel x Field 2 Stop Register VCxSTOP2 26. Video Capture Channel x Field 2 Stop Register VCxSTOP2 Video Capture Channel x Vertical Interrupt Register VCxVINT VCTHRLD2 VCTHRLD1 Video Capture Channel x Event Count Register VCxEVTCT Video Capture Channel B Control Register VcbctlCAPEVTCT2 CAPEVTCT1 30. Video Capture Channel B Control Register Vcbctl Vrst Hrst Vcen SAV or VCTL1 inactive edge Not used TCI Capture Control Register Tcictl BT.656, Y/C Mode, or Raw Data Mode TCI Mode24. TCI Capture Control Register Tcictl Field Descriptions TCI Clock Initialization LSB Register Tciclkinitl Inpcr TCI Clock Initialization MSB Register Tciclkinitm Bit Value ModeTCI System Time Clock LSB Register Tcistclkl Default Pcrm TCI System Time Clock MSB Register TcistclkmPcre Pcrm Pcre TCI System Time Clock Compare MSB Register Tcistcmpm TCI System Time Clock Compare LSB Register TcistcmplATC Value BT.656, Y/C Mode, or Raw Data Mode TCI Mode TCI System Time Clock Compare Mask LSB Register TcistmsklTCI System Time Clock Compare Mask MSB Register Tcistmskm Atcm TCI System Time Clock Ticks Interrupt Register Tciticks Value BT.656, Y/C Mode, or Raw Data Mode TCI M odeTickct Capture Mode Register BT.656 or Y/C Raw Data Video Capture Fifo Registers34. Video Capture Fifo Registers 35. Video Capture Fifo Registers Function Video Display Field and Frame Operation Displaying Video in BT.656 or Y/C ModeVideo Display Registers Recommended Values Video Display Mode Selection Video Display Mode SelectionDmode Bits Mode Description Image Timing Smpte 296M Compatible Progressive Scan Display Interlaced Blanking Intervals and Video Areas Video Display Counters Progressive Blanking Intervals and Video Area Horizontal Blanking and Horizontal Sync Timing Sync Signal Generation BT.656 Video Display ModeExternal Sync Operation Port Sync Operation Display Timing Reference Codes Fpcount Vclkout BT.656 Frame Timing Line NumberLine Number 525/60 Description Blanking Codes 3 BT.656 Image Display4 BT.656 Fifo Unpacking Vclkout Y/C Video Display Mode 1 Y/C Display Timing Reference Codes2 Y/C Blanking Codes 3 Y/C Image Display Output Filter Mode Selection 4 Y/C Fifo UnpackingVideo Output Filtering Output Filter Modes 15. Chrominance Re-sampling 2x Co-Sited Scaling 2x Interspersed Scaling 18. Output Edge Pixel Replication Raw Data Display Mode Ancillary Data DisplayHorizontal Ancillary Hanc Data Display Vertical Ancillary Vanc Data Display Raw Mode RGB Output Support Raw Data Fifo Unpacking Video Display Field and Frame Operation Display Determination and NotificationDisplay Operation Vdctl Bit Video Display Event Generation Display Line Boundary Conditions Display Timing Examples Interlaced BT.656 Timing ExampleIpcount =IMGSIZE78 Yfifo Flcount Vclkin Fpcount Ipcount VCTL1 Hblnkac VCTL1 Hsyncac VclkoutFrmwidth = IMGHOFF1 = 112 Interlaced Raw Display Example 26. BT.656 Interlaced Display Vertical Timing Example Ipcount VCTL1 Hblnkab Vclkin FpcountVCTL1 Hsyncab Vclkout 28. Raw Interlaced Display Vertical Timing Example 3 Y/C Progressive Display Example Frmwidth = IMGHOFF1 = Hblnkstart = VCTL1 Hblnkac VCTL1 Hsyncac VclkoutHsyncstart = 1350 Hsyncstop = 30. Y/C Progressive Display Vertical Timing Example Flcount EAV Ilcount V F Displaying Video in BT.656 or Y/C Mode Displaying Video in Raw Data Mode Handling Under-run Condition of the Display Fifo Video Display Status Register Vdstat Video Display RegistersVideo Display Control Registers Video Display Control Register Vdctl Video Display Status Register Vdstat Field Descriptions BT.656 and Y/C Mode Raw Data Mode Video Display Control Register Vdctl Field Descriptions Video Display Control Register Vdctl Field Descriptions Value BT.656 and Y/C Mode Raw Data Mode BlankingNone Frmdis None Flddis Video Display Frame Size Register Vdfrmsz Video Display Horizontal Blanking Register VdhblnkFrmheight Frmwidth BT.656 and Y/C Mode Raw Data Mode 31-28 Reserved Field has no effect VBLNKYSTOP1 VBLNKXSTOP1 VBLNKYSTART2 VBLNKXSTART2 Value BT.656 and Y/C Mode DEFAULT0VBLNKYSTOP2 VBLNKXSTOP2 Video Display Field 1 Image Offset Register VDIMGOFF1 IMGVOFF1IMGHOFF1 None Negoff IMGVSIZE1 Video Display Field 1 Image Size Register VDIMGSZ1IMGHSIZE1 IMGVOFF2 Video Display Field 2 Image Offset Register VDIMGOFF2IMGHOFF2 Video Display Field 2 Image Size Register VDIMGSZ2 Video Display Field 1 Timing Register VDFLDT1IMGVSIZE2 IMGHSIZE2 Video Display Field 2 Timing Register VDFLDT2 FLD1YSTARTFLD1XSTART FLD2YSTART Video Display Threshold Register Vdthrld VDTHRLD2Incpix VDTHRLD1 Hsyncstop Video Display Horizontal Synchronization Register VdhsyncHsyncstart VSYNCXSTART1 VSYNCYSTART1VSYNCYSTOP1 VSYNCXSTOP1 VSYNCXSTART2 VSYNCYSTART2 Video Display Counter Reload Register Vdreload VrldCrld Hrld Crld Video Display Event Register Vddispevt Video Display Clipping Register VdclipDISPEVT2 DISPEVT1 Video Display Default Display Value Register Vddefval Clipchigh Video Display Vertical Interrupt Register Vdvint Crdefval CbdefvalDefval Crdefval Video Display Field Bit Register Vdfbit 56. Video Display Vertical Interrupt Register Vdvint Fbitset FbitclrVBITCLR1 VBITSET1 VBITCLR2 VBITSET2 34. Video Display Register Recommended Values Video Display Registers Recommended ValuesRegister Field 525/60 Value Display Mode Video Display Fifo Registers35. Video Display Fifo Registers 36. Video Display Fifo Registers Function General-Purpose I/O Operation Video Port Registers Gpio RegistersOffset Address Acronym Register Name Video Port Peripheral Identification Register Vppid TypeClass Revision Class Video Port Peripheral Control Register PCR Peren Soft FreePeren Stop Video Port Pin Function Register Pfunc Video Port Pin Function Register Pfunc Field Descriptions Normal VDATA10TO19 Normal VDATA0TO9 Video Port Pin Direction Register Pdir Video Port Pin Direction Register Pdir Field Descriptions VDATA12TO15IN VDATA12TO15OUT VDATA8TO9IN VDATA8TO9OUTVDATA4TO7IN VDATA4TO7OUT VDATA0T32IN VDATA0T32OUT Video Port Pin Data Input Register Pdin Video Port Pin Data Input Register Pdin Field Descriptions Video Port Pin Data Output Register Pdout Video Port Pin Data Out Register Pdout Field DescriptionsPDOUT9 PDOUT8 PDOUT7 PDOUT6 PDOUT5 PDOUT4 PDOUT3 PDOUT2 PDOUT22 When writing data, writes to PDOUT20 bit Video Port Pin Data Set Register Pdset Video Port Pin Data Set Register Pdset Field Descriptions Video Port Pin Data Clear Register Pdclr Video Port Pin Data Clear Register Pdclr Field Descriptions PIEN9 PIEN8 PIEN7 PIEN6 PIEN5 PIEN4 PIEN3 PIEN2 Video Port Pin Interrupt Enable Register PienPIEN22 Video Port Pin Interrupt Polarity Register Pipol Value Description Video Port Pin Interrupt Status Register Pistat PISTAT22None VCTL3INT None VCTL2INT PICLR9 PICLR8 PICLR7 PICLR6 PICLR5 PICLR4 PICLR3 PICLR2 Video Port Pin Interrupt Clear Register PiclrPICLR22 Vcxo Interpolated Control Port VIC Port Interface Signals VIC Port Signal Direction DescriptionOverview Interface Operational Details Example Values for Interpolation Rate VIC Port Registers Enabling VIC PortVIC Port Registers VIC Control Register Vicctl VIC Control Register Vicctl Field Descriptions VIC Input Register Vicin Field Descriptions VIC Input Register VicinVicinbits VIC Clock Divider Register Vicdiv Field Descriptions VIC Clock Divider Register VicdivVicclkdiv DSP Products ApplicationsRfid