
www.ti.com
Video Capture Registers
Table
|
|
|
| Description | |
Bit | field | symval (1) | Value | BT.656, Y/C Mode, or Raw Data Mode | TCI Mode |
Reserved | - | 0 | Reserved. The reserved bit location is always read as 0. A value written to this field | ||
|
|
|
| has no effect. |
|
0 | ATC | OF(value) | Not used. | Contains the MSB of the absolute time | |
|
|
|
|
| compare. |
|
| DEFAULT | 0 |
|
|
(1)For CSL implementation, use the notation VP_TCISTCMPM_ATC_symval
3.13.18 TCI System Time Clock Compare Mask LSB Register (TCISTMSKL)
The transport stream interface system time clock compare mask LSB register (TCISTMSKL) holds the 32
To prevent inaccurate comparisons caused by changing register bits, the software should disable the system time clock interrupt (clear the STEN bit in TCICTL) prior to writing to TCISTMSKL.
The TCI system time clock compare mask LSB register (TCISTMSKL) is shown in Figure
Figure 3-38. TCI System Time Clock Compare Mask LSB Register (TCISTMSKL)
31 | 0 |
ATCM
LEGEND: R/W = Read/Write;
Table
|
|
|
| Description | |
Bit | field | symval (1) | Value | BT.656, Y/C Mode, or Raw Data Mode | TCI Mode |
ATCM | OF(value) | Not used. | Contains the 32 LSBs of the absolute | ||
|
|
|
|
| time compare mask. |
|
| DEFAULT | 0 |
|
|
(1)For CSL implementation, use the notation VP_TCISTMSKL_ATCM_symval
3.13.19 TCI System Time Clock Compare Mask MSB Register (TCISTMSKM)
The transport stream interface system time clock compare mask MSB register (TCISTMSKM) holds the
To prevent inaccurate comparisons caused by changing register bits, the software should disable the system time clock interrupt (clear the STEN bit in TCICTL) prior to writing to TCISTMSKM.
The TCI system time clock compare mask MSB register (TCISTMSKM) is shown in Figure
SPRUEM1 | Video Capture Port | 89 |