www.ti.com
VIC Port Registers
6.5.1 VIC Control Register (VICCTL)
The VIC control register (VICCTL) is shown in Figure
Figure 6-3. VIC Control Register (VICCTL)
31 |
|
|
| 16 |
| Reserved |
|
|
|
|
|
|
| |
15 | 4 | 3 | 1 | 0 |
Reserved |
| PRECISION |
| GO |
|
|
LEGEND: R/W = Read/Write; R = Read only;
Table 6-4. VIC Control Register (VICCTL) Field Descriptions
Bit | field | symval (1) | Value | Description |
Reserved | - | 0 | Reserved. The reserved bit location is always read as 0. A value written to this field | |
|
|
|
| has no effect. |
PRECISION | OF(value) | Precision bits determine the resolution of the interpolation. The PRECISION bits can | ||
|
|
|
| only be written when the GO bit is cleared to 0. If the GO bit is set to 1, a write to the |
|
|
|
| PRECISION bits does not change the bits. |
|
| DEFAULT | 0 | 16 bits |
|
| 16BITS |
|
|
|
| 15BITS | 1h | 15 bits |
|
| 14BITS | 2h | 14 bits |
|
| 13BITS | 3h | 13 bits |
|
| 12BITS | 4h | 12 bits |
|
| 11BITS | 5h | 11 bits |
|
| 10BITS | 6h | 10 bits |
|
| 9BITS | 7h | 9 bits |
0 | GO | OF(value) |
| The GO bit can be written to at any time. |
|
| DEFAULT | 0 | The VICDIV and VICCTL registers can be written to without affecting the operation of |
|
| 0 |
| the VIC port. All the logic in the VIC port is held in reset state and a 0 is output on the |
|
|
| VCTL output line. A write to VICCTL bits as well as setting GO to 1 is allowed in a | |
|
|
|
| |
|
|
|
| single write operation. The VICCTL bits change and the GO bit is set, disallowing any |
|
|
|
| further changes to the VICCTL and VICDIV registers. |
|
| 1 | 1 | The VICDIV and VICCTL (except for the GO bit) registers cannot be written. If a write |
|
|
|
| is performed to the VICDIV or VICCTL registers when the GO bit is set, the values of |
|
|
|
| these registers remain unchanged. If a write is performed that clears the GO bit to 0 |
|
|
|
| and changes the values of other VICCTL bits, it results in GO = 0 while keeping the |
|
|
|
| rest of the VICCTL bits unchanged. The VIC port is in its normal working mode in this |
|
|
|
| state. |
(1)For CSL implementation, use the notation VIC_VICCTL_field_symval
SPRUEM1 | VCXO Interpolated Control Port | 171 |