Manuals / Digi / Musical Instruments & Equipment / DJ Equipment

Digi NS7520 manual External CAM filtering

Models: NS7520

1 332

Download 332 pages 47.95 Kb

Page 167

E t h e r n e t M o d u l e

Interrupts are set when the DMA channel encounters buffers that are not ready. The device driver should be designed with the smallest buffers in the A pool and the largest buffers in the D pool. The number of available pools can be configured (from 1 to 4) using the channel enable bits in the DMA Control register (see "DMA Control register" on page 136).

External CAM filtering

The NS7520 provides support for external CAM filtering, which requires an external CAM controller to operate in conjunction with the MAC within the NS7520.

To support CAM filtering, the PORTC2 and PORTC5 signals must be configured for special function signals RPSF_ and REJECT_, respectively. See "PORTC Configuration register," beginning on page 77, for information.

The NS7520 drives the RPSF_ signal active low to identify when each Ethernet packet starts to be transferred from the Ethernet PHY to the NS7520 internal MAC; the signal is driven low while the fifth nibble is being transferred. The external CAM hardware monitors the MII receive interface between the PHY and the MAC, waiting for the RPSF_ assertion. When RPSF_ is asserted, the CAM hardware can extract the destination address field from the MII receive bus.

After performing destination address lookup, the CAM filtering hardware can reject the incoming packet by asserting the REJECT_ input active low during any nibble time between RPSF_ assertion and nibble number 128.

"Ethernet cam timing" on page 297 shows the timing relationship between the RPSF_, REJECT_, and MII receive interface signals. The MII receive interface is transferring a packet whose first six nibbles have the values 1, 2, 3, 4, 5, and 6. The RPSF_ signal is activated while the fifth nibble is being transferred from MII. Nibbles are transferred in Little Endian order within a byte.

The external CAM hardware uses the RPSF_ signal to find the alignment for the destination address. After the lookup is performed, the CAM hardware can assert the REJECT_ signal to discard the frame. The REJECT_ signal can be asserted during any RXCLK cycle between when RPSF_ is asserted and nibble number 128.

w w w . d i g i . c o m

1 5 3

Image 167

Digi NS7520 manual External CAM filtering

Contents

NS7520 Hardware Reference Page Part number/version 90000353D Release date March Page Contents A p t e r 4 B B u s M o d u l e A p t e r 7 M e m o r y C o n t r o l l e r M o d u l e A p t e r A p t e r 1 0 S e r i a l C o n t r o l l e r M o d u l e D e Who should read this guide About this guideTo read about See What’s in this guideConventions used in this guide For Contact information Documentation updatesRelated documentation Customer supportPage About the NS7520 Key features and operating modes of the major NS7520 modules NS7520 FeaturesO u t t h e N S 7 5 2 7 5 2 0 F e a t u r e s NS7520 overview NS7520 module block diagramOperating frequency Pinout and Packaging Packaging NS7520 packaging dimensionsSymbol Min Nom Max NS7520 pinout and dimensions NS7520 BGA layout Column Description Pinout detail tables and signal descriptionsExternal bus Symbol Pin DescriptionSystem bus interface System bus interface pinoutADDR4 ADDR7ADDR6 ADDR5Do not USE Mnemonic Signal Description Signal descriptionsSystem bus interface signal description Busy Chip select controllerChip select controller pinout Mnemonic Signal Chip select controller signal descriptionEthernet interface MAC pinout Ethernet interface MACEthernet interface MAC signal description CRS COLGeneral-purpose I/O No connect pinsNo connect pins Serial Other Pin Serial channel Signal DescriptionDSR RTS PORTC4 RXCB/RIB ResetPORTA3 Rxda DACK1 PORTA2 Dsra AmuxSerial channel Other Description Gpio signalSerial signal Other signalSystem clock pinout System clock and resetClock generation and reset signal description Bisten System mode test supportSystem mode and system reset pinout PlltstJtag test pinout ARM debugger signal descriptionJtag test ARM debugger Trst termination GND Power supplyPower supply pinout Signal Pin DescriptionWorking with the CPU CPU performance ARM Thumb conceptARM ARM modeWorking with ARM exceptions ARM performanceException priorities Summary of ARM exceptionsVector Description Address Exception vector tableException vector table Undefined exception Reset exceptionDetail of ARM exceptions Abort exception SWI exceptionFirq exception IRQ exceptionExiting an exception Entering and exiting an exception software actionEntering an exception Abort P Reset UndefException entry/exit summary Exception entry/exit by exception typeInterrupt controller Hardware InterruptsFirq and IRQ lines Interrupt sources W . d i g i . c o m Page BBus Module Module Master Slave BBus masters and slavesCycles and BBus arbitration BBus masters and slavesAddress range Module Address decodingBBus address decoding Page SYS Module Jtag support Signal descriptionSignal mnemonic Signal name Description External oscillator vs. internal PLL circuit ARM debugSystem clock generation NS7520 clock module NS7520 clock module block diagram Using the external oscillatorExternal oscillator mode hardware configuration PLL mode hardware configuration Using the PLL circuitPLL mode hardware configuration Bits Access Mnemonic Reset Description D3109 Reserved Setting the PLL frequencyPLL Settings register Setting the PLL frequency on bootup PLL Settings register bit definitionPLL multiplier Bits Access Mnemonic Reset DescriptionMHz A87 A65 A40 ND+1 PLL Settings reg Output dividerMHz A87 A65 A40 ND+1 PLL Settings reg Sysclk frequency PLL Control register bit definitionPllcnt MHz ND+1 PLL Settings registerReset circuit sources Address bit Name Description NS7520 bootstrap initializationGEN Module Address Register Module configurationGEN module address configuration GEN module hardware initializationGeneral information GEN module registersSystem Control register Address FFB0Software watchdog timeout in seconds Bclk output disableSoftware watchdog enable Software watchdog reset/interrupt selectUser mode Bus monitor enableEnable access to internal chip registers in CPU Bus interface TEA/LAST configuration Bits Access Mnemonic ResetDescription Enable ARM CPU DMA module test modeTA input synchronizer CPU disableDMA module reset NS7520 revision ID Last reset caused by external resetSystem Status register System Status register bit definitionProduct ID defined by external resistor jumpers Last reset caused by watchdog timerLast reset caused by PLL update Last reset caused by software resetAddress FFB0 000C Software Service registerTimer Control registers Software Service register bit definitionTimer interrupt mode Timer Control registers bit definitionTimer enable Timer interrupt enableInitial timer count Timer prescalerTimer clock source Current timer count Timer Status registersTimer Status registers bit definition Timer interrupt pendingPorta data direction Porta Configuration registerPorta mode configuration Porta register bit definitionPorta data register Porta ConfigurationPorta configuration AdataIN/SER1DCD PORTA1 Gpio Gpio OUT SER1CTS DONE1OUT PORTA0 SER1SPISENABLEInputs OutputsPortc data direction Portc Configuration registerPortc mode Portc register bit definitionPortc data register Portc configurationPortc configuration CdataPORTC1 Gpio Gpio OUT LEVELIRQ1=CDIR1 PORTC0 LEVELIRQ0=CDIR0 PORTC30 InterruptsAddress FFB0 0030 / 0034 Interrupt controller registersInterrupt Enable registers bit definition D01 Page Memory Controller Module About the MEM module Pin configurationMEM module pin configuration by memory type Mode A2714 A130 CSxRAS CAS Mode A2714 A130Sdram Address Mnemonic Register MEM module configurationSetting the chip select address range Memory controller register mapMemory Space Refresh count value Memory Module Configuration registerEnable Dram refresh Mmcr bit definitionRefresh cycle count Enable external address multiplexingEnable A27 output RcycAMUX2 A27 and A26 bit settingsEnable A26 output Enable A25 outputBase address Chip Select Base Address registerChip Select Base Address register bit definition BaseDram address multiplexer select Dram configuration modePeripheral page size Force Bclk at end of memory cycle External TA configurationDram internal address multiplexer mode Burst memory cycle enableValid bit Write-protect the chip selectEeprom Mask Address Chip Select Option Register aChip Select Option Register a bit definition MaskWhen DRSEL=1 and DMODE=2’b01 at full speed When DRSEL=0When DRSEL=1 and DMODE=2’b00 Port size When DRSEL=1 and DMODE=10Burst access size in beats BsizeWE Ctrl Read cycle modeWrite cycle mode OE CtrlChip Select Option Register B bit definition Chip Select Option Register BSync Static memory Sram controllerSync Write Sync Read Single cycle read/writeAsync Read Burst cycles000 001 010 011 100 101 110 111 Using the internal multiplexerNS7520 Dram address multiplexing 7 5 2 0 D R a M a d d r e s s m u l t i p l e x i n g Dram Internal Dram multiplexing ModeNS7520 multiplexed address outputs Using the external multiplexer FP/EDO Dram controller Dram refreshFP Dram Write FP Dram Read Normal FP Dram bus cyclesFP Dram burst cycles FP/EDO Dram burst cyclesX32 Sdram interconnect X32 Sdram configurationNS7520 Sdram interconnect BA1 Bclk CLK VCC CKE X16 Sdram configurationBA1 BA0Udqm NS7520 signal 16M Sdram signal 64M Sdram signalX16 Sdram interconnect CAS3 RAS CAS2 CAS1 CAS0Bclk CLK VCC CKE X8 Sdram configurationsNS7520 signal 16M Sdram signal X8 Sdram interconnectSdram A10/AP support Command Command definitionsSdram command definitions Mux mode X32 X16Burst length Bsize configurationCAS latency Bcyc configuration Memory timing fields SdramAddress Field Value Sdram Mode registerSdram Mode register settings FullSdram normal read Sdram read cyclesSdram burst read Sdram normal write Sdram write cyclesSdram burst write Example Peripheral page burst sizeWait Bcyc Page DMA Module Fly-by operation transfers DMA moduleDMA fly-by transfers Memory-to-memory operationDMA buffer descriptor DMA buffer descriptor Fly-by modeBit Description Buffer descriptor bit definitionsBuffer descriptor bit definitions Field Description Buffer descriptor field definitionsBuffer descriptor field definitions DMA channel assignments Channel Base address DMA channel peripheral Fly-by modeDMA channel assignments Address Description DMA channel registersAddress map Address Description DMA Control register Buffer Descriptor Pointer registerChannel abort request DMA channel enableDMA operation mode DMA Control register bit definitionBTE Burst transfer enableMemory-to-memory mode Channel request source REQDestination address increment SincSource address increment DincCurrent DMA channel buffer descriptor index Data operand sizeCurrent DMA channel state shown in binary Normal completion interrupt pending DMA Status/Interrupt Enable registerDMA Status/Interrupt Enable register bit definition Error completion interrupt pendingBuffer not ready interrupt enable Premature complete interrupt enableNormal completion interrupt enable Error completion interrupt enableEthernet transmitter considerations External peripheral DMA support Ethernet receiver considerationsSignal Description Signal descriptionExternal DMA configuration Memory-to-memory modeHardware needed for external memory-to-memory DMA transfers DMA controller resetPage Ethernet Module Fifo Ethernet front-end EFEEFE receive processing Transmit and receive FIFOsEFE transmit processing DMA Receive buffer descriptor selectionExternal CAM filtering MAC module MAC module block diagramOther modules in the diagram include Address Register Register description EFE configurationEFE register map Mcfg MaxfSupp TestErxregetxreg Erfifohetfifoh Erxbretxbc Ethernet General Control register Egcr bit definitionsAddress FF80 Erxetx Erxdmaetxdma Erxlngetxwm Erxshtefulld ErxbadEthernet General Control register bit definition Receiver in interrupt service mode Enable transmit FifoEnable transmit DMA Do not set this bit when operating the EthernetEnable full-duplex operation Enable Transmit Data register ready interruptEnable transmit data Fifo half empty interrupt Enable transmit buffer complete interruptInsert transmit source address MAC software resetInvert the transmit clock input PSOS pNA buffer descriptorsMode field Output based on EFE CSR bit Endec mode and NS7520 pinsEndec control signal cross-reference External interface modeRxfdbrxskip Rxregrtxrege Rxfifohtxfifoh Rxbrtxbc Ethernet General Status register Egsr bit definitionsEthernet General Status register bit definition Receive buffer ready Receive Fifo data availableReceive register ready Receive Fifo half fullTransmit buffer complete Receive buffer skipTransmit register empty Transmit Fifo half emptyWriting to the Ethernet Fifo Data register Endec status signal cross-referenceEthernet Fifo Data register Address FF80 0008 / FF80 000C secondary addressReading from the Ethernet Fifo Data register Fifo data FF80 Ethernet Transmit Status registerEthernet Fifo Data register bit definition Ethernet Transmit Status register bit definitionTransmit abort late collision Packet transmitted OKBroadcast packet transmitted Multicast packet transmittedTransmit abort excessive collisions TxaedTransmit abort excessive deferral TxaecTransmit abort jumbo TxaurTransmit aborted underrun TxajTxcrc Transmit CRC errorTxdef Transmit packet deferredTransmit collision count Ethernet Receive Status registerTxcolc Receive data violation event previously seen Ethernet Receive Status register bit definitionReceive buffer size in bytes Receive carrier event previously seenReceive multicast packet Receive packet has CRC errorReceive packet has dribble bit error Receive broadcast packetReceive packet is too short Receive packet has code violationReceive packet is too long Receive overflow MAC Configuration RegisterRover MAC Configuration Register 1 bit definition Pass ALL receive frames Receive enableRX flow control MAC Configuration Register 2 bit definition CRC enable Auto detect pad enableVlan pad enable PAD/CRC enablePAD operation Pad operation tableBack-to-back inter-packet-gap Back-to-Back Inter-Packet-Gap registerBack-to-Back Inter-Packet-Gap register bit definition Non back-to-back inter-packet-gap part Non-Back-to-Back Inter-Packet-Gap registerAddress FF80 040C Non-Back-to-Back Inter-Packet-Gap register bit definitionRetransmission maximum Collision Window/Collision Retry registerCollision Window/Collision Retry register bit definition Collision windowMaximum frame length Maximum Frame registerMaximum Frame register bit definition PHY Support register bit assignment PHY Support registerAddress FF80 041C Enable Jabber protectionBit mode Test registerShortcut pause quanta Test backpressureTest pause Clock select MII Management Configuration registerMII Management Configuration register bit definition Reset MII managementClks field Sysclk ratio MHz example Clks field settingsScani Scan increment single scan for read dataSingle scan for read data MII Management Command registerMII Management Command register bit definition Automatically scan for read dataMII PHY register address MII Management Address registerMII Management Address register bit definition MII PHY device addressMII write data MII Management Write Data registerAddress FF80 042C MII Management Write Data register bit definitionMII read data MII Management Read Data registerMII Management Read Data register bit definition Automatically scan for read data in progress MII Management Indicators registerMII Management Indicators register bit definition Read data not validSmii Status register bit definition Smii Status registerStation Address registers Station address octet Station Address RegisterStation Address Register 1 bit definition Station Address Register 2 bit definitionOCTET5 Station Address Register 3 bit definitionOCTET3 OCTET4Station Address Filter register bit definition Station Address Filter registerAddress FF80 05C0 Address FF80 05D4 Register hash tableMulticast hash table entries and bit definitions Address FF80 05D0HT3 bit definition Address FF80 05D8Address FF80 05DC HT2 bit definitionCalculating hash table entries W . d i g i . c o m Page W . d i g i . c o m Page Serial Controller Module RTS, CTS, DTR, DSR, DCD, RI Supported featuresBit-rate generator Serial port block diagramSerial protocols Uart modeSPI mode Terminology What’s being written Value Fifo managementTransmit Fifo interface Operating in Endian modesReceive Fifo interface Processor interrupts vs. DMAUsing DMA Using processor interruptsConfiguration SPI master modeSignals SPI master transmitter SPI master receiver SPI slave modeSignals SPI slave receiver SPI slave transmitterSPI slave mode 0 and 1 two-byte transfer General-purpose I/O configurationsSerial port performance ConfigurationOperating Mode Serial Port Maximum Rate N f i g u r a t i o n Serial Channel Control Register a Serial Channel registersSerial Channel 1, 2 Control Register a Address FFD0 0000Number of stop bits Parity enableStick parity Even parity selectGeneral-purpose output 1/General-purpose Enable the transmitter with active CTSRemote loopback Local loopbackReceiver interrupt condition Enable receive DMA requestsData terminal ready active Request-to-send activeTransmitter interrupt condition Receiver interrupt enable bitsEnable transmit DMA requests Receiver interruptsTransmitter interrupts Transmitter interrupt enable bitsSerial Channel Control Register B bit definition Serial Channel 1, 2 Control Register BAddress FFD0 0004 Bitordr Enable receive character GAP timerSCC mode RcgtReceive data encoding Enable active RTS only while transmittingTransmit encoding Differential Manchester 111. a 1 is Address FFD0 0008 Serial Channel 1, 2 Status Register aCharacter Match3 Serial Channel Status Register a bit definitionCharacter Match1 Character Match2Cgap Buffer GAP timerCharacter GAP timer BgapCurrent data set ready state Current ring indicator stateDCD Current data carrier detect stateReceive break interrupt pending Receive framing error interrupt pendingReceive parity error interrupt pending Receive register ready interrupt pending Receive overrun interrupt pendingRrdy Receive Fifo full Receive Fifo half-full interrupt pendingReceive buffer closed interrupt pending Change in CTS interrupt pending Change in DCD interrupt pendingChange in RI interrupt pending Change in DSR interrupt pendingTransmit buffer closed interrupt pending Transmit register empty interrupt pendingTransmit Fifo half-empty interrupt pending Tempty Serial Channel 1, 2 Bit-Rate registersAddress FFD0 000C / 4C Receive clock source Bit-rate generator enableTiming mode Serial Channel Bit-Rate register bit definitionDrive transmit clock external Transmit clock sourceDrive receive clock external Transmit clock invert ClkmuxBRG input clock Receive clock invert Tdcr If Dpll is not used and you are not usingIf Dpll is not used but you are using When Dpll is used in the application,Receive divide clock rate RdcrReceiver internal clock source TicsTransmit internal clock source RicsNreg With the 18.432MHz crystal using Xtale as the clock sourceMax baudrates with different clock sources 16X @ 55.296MHz With the 18.432MHz crystal using Sysclk as the clock sourceBit rate examples X1 mode X8 mode X16 modeSerial Channel 1, 2 Fifo registers Address FFD0 0010Data Serial Channel 1, 2 Receive Buffer Gap TimerAddress FFD0 0014 DataAddress FFD0 0018 Serial Channel 1, 2 Receive Character Gap TimerRegister diagram and bit assignment Serial Channel Receive Buffer Gap Timer bit definitionCT value Serial Channel Receive Character Gap Timer bit definitionAddress FFD0 0020 Serial Channel 1,2 Receive Match registerSerial Channel 1, 2 Receive Match Mask register Address FFD0 001C / 5CRMMB3 Serial Channel Receive Match Mask register bit definitionRMMB1 RMMB2Page Electrical Characteristics Sym Parameter Conditions Min Typ Max Unit DC characteristicsRecommended operating conditions Recommended operating thermal conditionsDC characteristics outputs Input/Output characteristicsPad pullup and pulldown characteristics DC characteristics inputsInternal pullup characteristics Maximum voltage ratings AC characteristicsAC electrical specifications Absolute maximum ratingsMDC, MDIO, TXEN, TXER, TXD30 Estimated Signal Load pF Device loadsSystem loading details PORTA3, PORTA1, PORTC3, PORTC1MDC, TXD30, TXER, TXEN, TDO Oscillator CharacteristicsSignal Derating ns/pF Output buffer derating by load capacitanceNS7520 TimingSpecifications Timing DiagramsNum Description Min Typ Max Units ResettimingReset timing parameters Num Description Min Max Unit Sram timingSram timing parameters CS* controlled read wait = Sram readSram burst read CS* controlled read wait = 0, Bcyc = CS controlled write internal and external, wait = Sram writeSram burst write OE* controlled read wait = Sram OE readSram OE burst read WE* controlled write wait = Sram WE writeSram WE burst write Sdram timing parameters Sdram timingSdram read, CAS latency = Sdram readActive Read Inhibit Prechg Bterm Sdram burst read Sdram burst read Sdram write Sdram writeSdram burst write Sdram burst writeSdram refresh Sdram load modeFP Dram timing parameters FP Dram timingFast Page read FP Dram readFast Page burst read FP Dram burst readFast Page write FP Dram writeFast Page burst write FP Dram burst writeFast page refresh Rcyc = FprefreshcyclesCAS3 CAS2 CAS1 CAS0 RF1 RF2 RF3 RF4 RF5 RF8 Ethernet timing parameters Ethernet timingEthernet cam timing Ethernet PHY timingNum Description Min Max Units Jtag arm ice timing diagramJtag timing Jtag arm ice timing parametersJtag bscan timing parameters Jtag bscan timing diagramExternal DMA timing parameters External DMA timingFly-by external DMA Memory-to-memory external DMA 2T SYS Serial internal timing characteristicsSerial external timing characteristics Serial internal/external timingSynchronous serial external clock Synchronous serial internal clockGpio timing parameters Gpio timing diagramGpio timing Page Index CPU Non-Back-to-BackInter-Packet-Gap register FP Dram Portc NET+ARM PORTC0 Receiver interrupts 229 transmitter interrupts Undefined exception 32 Page