Tdcr, Transmit divide clock rate | Digi NS7520 specs


					S e r i a l C o n t r o l l e r M o d u l e


Bits	Access	Mnemonic	Reset	Description

D20:19	R/W	TDCR	0	Transmit divide clock rate
				00	1x clock mode (only NRZ or NRZI
					allowed)
				01	8x clock mode
				10	16x clock mode
				11	32x clock mode

				Determine the oversampling multiplier for the
				transmitter and receiver clocks.
				If DPLL is not used and you are not using
				UART, select the value 1x.
				If DPLL is not used but you are using
				UART, select 8x, 16x, or 32x (16x is
				recommended).
				In most applications, the TDCR and RDCR
				configurations should match.
				When DPLL is used in the application, the
				selected TDCR/RDCR value is a function
				of the transmitter encoding. NRZ and
				NRZI modes can use the 1x configuration;
				all other encoding must use 8x, 16x, or
				32x configuration mode. 8x configuration
				provides the highest data rate; 32x mode
				provides the highest resolution.
				The TMODE bit in the Serial Channel Bit-Rate
				register is maintained for NET+ARM family
				backward compatibility. When setting TDCR
				or RDCR to a non-zero value, the TMODE must
				be set to 1. When the TMODE, TDCR, and
				RDCR fields are set to 0, the port defaults to
				16x mode of operation.

D18	N/A	Reserved	N/A	N/A

Table 90: Serial Channel Bit-Rate register bit definition

w w w . d i g i . c o m

2 4 9

Image 263

Digi NS7520 manual Tdcr, Transmit divide clock rate, If Dpll is not used and you are not using

Contents

NS7520 Hardware Reference Page Part number/version 90000353D Release date March Page Contents A p t e r 4 B B u s M o d u l e A p t e r 7 M e m o r y C o n t r o l l e r M o d u l e A p t e r A p t e r 1 0 S e r i a l C o n t r o l l e r M o d u l e D e Who should read this guide About this guide To read about See What’s in this guideConventions used in this guide For Contact information Documentation updatesRelated documentation Customer supportPage About the NS7520 Key features and operating modes of the major NS7520 modules NS7520 Features O u t t h e N S 7 5 2 7 5 2 0 F e a t u r e s NS7520 overview NS7520 module block diagram Operating frequency Pinout and Packaging Packaging NS7520 packaging dimensionsSymbol Min Nom Max NS7520 pinout and dimensions NS7520 BGA layout Column Description Pinout detail tables and signal descriptions External bus Symbol Pin DescriptionSystem bus interface System bus interface pinout ADDR4 ADDR7ADDR6 ADDR5 Do not USE Mnemonic Signal Description Signal descriptionsSystem bus interface signal description Busy Chip select controllerChip select controller pinout Mnemonic Signal Chip select controller signal description Ethernet interface MAC pinout Ethernet interface MAC Ethernet interface MAC signal description CRS COL General-purpose I/O No connect pinsNo connect pins Serial Other Pin Serial channel Signal Description DSR RTS PORTC4 RXCB/RIB ResetPORTA3 Rxda DACK1 PORTA2 Dsra Amux Serial channel Other Description Gpio signalSerial signal Other signal System clock pinout System clock and resetClock generation and reset signal description Bisten System mode test supportSystem mode and system reset pinout Plltst Jtag test pinout ARM debugger signal descriptionJtag test ARM debugger Trst termination GND Power supplyPower supply pinout Signal Pin Description Working with the CPU CPU performance ARM Thumb concept ARM ARM modeWorking with ARM exceptions ARM performance Exception priorities Summary of ARM exceptions Vector Description Address Exception vector tableException vector table Undefined exception Reset exceptionDetail of ARM exceptions Abort exception SWI exception Firq exception IRQ exception Exiting an exception Entering and exiting an exception software actionEntering an exception Abort P Reset UndefException entry/exit summary Exception entry/exit by exception type Interrupt controller Hardware InterruptsFirq and IRQ lines Interrupt sources W . d i g i . c o m Page BBus Module Module Master Slave BBus masters and slavesCycles and BBus arbitration BBus masters and slaves Address range Module Address decodingBBus address decoding Page SYS Module Jtag support Signal descriptionSignal mnemonic Signal name Description External oscillator vs. internal PLL circuit ARM debugSystem clock generation NS7520 clock module NS7520 clock module block diagram Using the external oscillator External oscillator mode hardware configuration PLL mode hardware configuration Using the PLL circuit PLL mode hardware configuration Bits Access Mnemonic Reset Description D3109 Reserved Setting the PLL frequencyPLL Settings register Setting the PLL frequency on bootup PLL Settings register bit definition PLL multiplier Bits Access Mnemonic Reset DescriptionMHz A87 A65 A40 ND+1 PLL Settings reg Output divider MHz A87 A65 A40 ND+1 PLL Settings reg Sysclk frequency PLL Control register bit definitionPllcnt MHz ND+1 PLL Settings register Reset circuit sources Address bit Name Description NS7520 bootstrap initialization GEN Module Address Register Module configurationGEN module address configuration GEN module hardware initialization General information GEN module registersSystem Control register Address FFB0 Software watchdog timeout in seconds Bclk output disableSoftware watchdog enable Software watchdog reset/interrupt select User mode Bus monitor enableEnable access to internal chip registers in CPU Bus interface TEA/LAST configuration Bits Access Mnemonic ResetDescription Enable ARM CPU DMA module test mode TA input synchronizer CPU disableDMA module reset NS7520 revision ID Last reset caused by external resetSystem Status register System Status register bit definition Product ID defined by external resistor jumpers Last reset caused by watchdog timerLast reset caused by PLL update Last reset caused by software reset Address FFB0 000C Software Service registerTimer Control registers Software Service register bit definition Timer interrupt mode Timer Control registers bit definitionTimer enable Timer interrupt enable Initial timer count Timer prescalerTimer clock source Current timer count Timer Status registersTimer Status registers bit definition Timer interrupt pending Porta data direction Porta Configuration registerPorta mode configuration Porta register bit definition Porta data register Porta ConfigurationPorta configuration Adata IN/SER1DCD PORTA1 Gpio Gpio OUT SER1CTS DONE1OUT PORTA0 SER1SPISENABLEInputs Outputs Portc data direction Portc Configuration registerPortc mode Portc register bit definition Portc data register Portc configurationPortc configuration Cdata PORTC1 Gpio Gpio OUT LEVELIRQ1=CDIR1 PORTC0 LEVELIRQ0=CDIR0 PORTC30 Interrupts Address FFB0 0030 / 0034 Interrupt controller registers Interrupt Enable registers bit definition D01 Page Memory Controller Module About the MEM module Pin configurationMEM module pin configuration by memory type Mode A2714 A130 CSx RAS CAS Mode A2714 A130Sdram Address Mnemonic Register MEM module configurationSetting the chip select address range Memory controller register map Memory Space Refresh count value Memory Module Configuration registerEnable Dram refresh Mmcr bit definition Refresh cycle count Enable external address multiplexingEnable A27 output Rcyc AMUX2 A27 and A26 bit settingsEnable A26 output Enable A25 output Base address Chip Select Base Address registerChip Select Base Address register bit definition Base Dram address multiplexer select Dram configuration modePeripheral page size Force Bclk at end of memory cycle External TA configurationDram internal address multiplexer mode Burst memory cycle enable Valid bit Write-protect the chip selectEeprom Mask Address Chip Select Option Register aChip Select Option Register a bit definition Mask When DRSEL=1 and DMODE=2’b01 at full speed When DRSEL=0When DRSEL=1 and DMODE=2’b00 Port size When DRSEL=1 and DMODE=10Burst access size in beats Bsize WE Ctrl Read cycle modeWrite cycle mode OE Ctrl Chip Select Option Register B bit definition Chip Select Option Register B Sync Static memory Sram controller Sync Write Sync Read Single cycle read/write Async Read Burst cycles 000 001 010 011 100 101 110 111 Using the internal multiplexerNS7520 Dram address multiplexing 7 5 2 0 D R a M a d d r e s s m u l t i p l e x i n g Dram Internal Dram multiplexing ModeNS7520 multiplexed address outputs Using the external multiplexer FP/EDO Dram controller Dram refresh FP Dram Write FP Dram Read Normal FP Dram bus cycles FP Dram burst cycles FP/EDO Dram burst cycles X32 Sdram interconnect X32 Sdram configurationNS7520 Sdram interconnect BA1 Bclk CLK VCC CKE X16 Sdram configurationBA1 BA0 Udqm NS7520 signal 16M Sdram signal 64M Sdram signalX16 Sdram interconnect CAS3 RAS CAS2 CAS1 CAS0 Bclk CLK VCC CKE X8 Sdram configurationsNS7520 signal 16M Sdram signal X8 Sdram interconnect Sdram A10/AP support Command Command definitionsSdram command definitions Mux mode X32 X16 Burst length Bsize configurationCAS latency Bcyc configuration Memory timing fields Sdram Address Field Value Sdram Mode registerSdram Mode register settings Full Sdram normal read Sdram read cycles Sdram burst read Sdram normal write Sdram write cycles Sdram burst write Example Peripheral page burst size Wait Bcyc Page DMA Module Fly-by operation transfers DMA module DMA fly-by transfers Memory-to-memory operation DMA buffer descriptor DMA buffer descriptor Fly-by mode Bit Description Buffer descriptor bit definitionsBuffer descriptor bit definitions Field Description Buffer descriptor field definitionsBuffer descriptor field definitions DMA channel assignments Channel Base address DMA channel peripheral Fly-by modeDMA channel assignments Address Description DMA channel registersAddress map Address Description DMA Control register Buffer Descriptor Pointer register Channel abort request DMA channel enableDMA operation mode DMA Control register bit definition BTE Burst transfer enableMemory-to-memory mode Channel request source REQ Destination address increment SincSource address increment Dinc Current DMA channel buffer descriptor index Data operand sizeCurrent DMA channel state shown in binary Normal completion interrupt pending DMA Status/Interrupt Enable registerDMA Status/Interrupt Enable register bit definition Error completion interrupt pending Buffer not ready interrupt enable Premature complete interrupt enableNormal completion interrupt enable Error completion interrupt enable Ethernet transmitter considerations External peripheral DMA support Ethernet receiver considerations Signal Description Signal descriptionExternal DMA configuration Memory-to-memory mode Hardware needed for external memory-to-memory DMA transfers DMA controller resetPage Ethernet Module Fifo Ethernet front-end EFE EFE receive processing Transmit and receive FIFOsEFE transmit processing DMA Receive buffer descriptor selection External CAM filtering MAC module MAC module block diagram Other modules in the diagram include Address Register Register description EFE configurationEFE register map Mcfg MaxfSupp Test Erxregetxreg Erfifohetfifoh Erxbretxbc Ethernet General Control register Egcr bit definitionsAddress FF80 Erxetx Erxdmaetxdma Erxlngetxwm Erxshtefulld Erxbad Ethernet General Control register bit definition Receiver in interrupt service mode Enable transmit FifoEnable transmit DMA Do not set this bit when operating the Ethernet Enable full-duplex operation Enable Transmit Data register ready interruptEnable transmit data Fifo half empty interrupt Enable transmit buffer complete interrupt Insert transmit source address MAC software resetInvert the transmit clock input PSOS pNA buffer descriptors Mode field Output based on EFE CSR bit Endec mode and NS7520 pinsEndec control signal cross-reference External interface mode Rxfdbrxskip Rxregrtxrege Rxfifohtxfifoh Rxbrtxbc Ethernet General Status register Egsr bit definitionsEthernet General Status register bit definition Receive buffer ready Receive Fifo data availableReceive register ready Receive Fifo half full Transmit buffer complete Receive buffer skipTransmit register empty Transmit Fifo half empty Writing to the Ethernet Fifo Data register Endec status signal cross-referenceEthernet Fifo Data register Address FF80 0008 / FF80 000C secondary address Reading from the Ethernet Fifo Data register Fifo data FF80 Ethernet Transmit Status registerEthernet Fifo Data register bit definition Ethernet Transmit Status register bit definition Transmit abort late collision Packet transmitted OKBroadcast packet transmitted Multicast packet transmitted Transmit abort excessive collisions TxaedTransmit abort excessive deferral Txaec Transmit abort jumbo TxaurTransmit aborted underrun Txaj Txcrc Transmit CRC errorTxdef Transmit packet deferred Transmit collision count Ethernet Receive Status registerTxcolc Receive data violation event previously seen Ethernet Receive Status register bit definitionReceive buffer size in bytes Receive carrier event previously seen Receive multicast packet Receive packet has CRC errorReceive packet has dribble bit error Receive broadcast packet Receive packet is too short Receive packet has code violationReceive packet is too long Receive overflow MAC Configuration RegisterRover MAC Configuration Register 1 bit definition Pass ALL receive frames Receive enableRX flow control MAC Configuration Register 2 bit definition CRC enable Auto detect pad enableVlan pad enable PAD/CRC enable PAD operation Pad operation table Back-to-back inter-packet-gap Back-to-Back Inter-Packet-Gap registerBack-to-Back Inter-Packet-Gap register bit definition Non back-to-back inter-packet-gap part Non-Back-to-Back Inter-Packet-Gap registerAddress FF80 040C Non-Back-to-Back Inter-Packet-Gap register bit definition Retransmission maximum Collision Window/Collision Retry registerCollision Window/Collision Retry register bit definition Collision window Maximum frame length Maximum Frame registerMaximum Frame register bit definition PHY Support register bit assignment PHY Support register Address FF80 041C Enable Jabber protectionBit mode Test register Shortcut pause quanta Test backpressureTest pause Clock select MII Management Configuration registerMII Management Configuration register bit definition Reset MII management Clks field Sysclk ratio MHz example Clks field settingsScani Scan increment single scan for read data Single scan for read data MII Management Command registerMII Management Command register bit definition Automatically scan for read data MII PHY register address MII Management Address registerMII Management Address register bit definition MII PHY device address MII write data MII Management Write Data registerAddress FF80 042C MII Management Write Data register bit definition MII read data MII Management Read Data registerMII Management Read Data register bit definition Automatically scan for read data in progress MII Management Indicators registerMII Management Indicators register bit definition Read data not valid Smii Status register bit definition Smii Status registerStation Address registers Station address octet Station Address RegisterStation Address Register 1 bit definition Station Address Register 2 bit definition OCTET5 Station Address Register 3 bit definitionOCTET3 OCTET4 Station Address Filter register bit definition Station Address Filter registerAddress FF80 05C0 Address FF80 05D4 Register hash tableMulticast hash table entries and bit definitions Address FF80 05D0 HT3 bit definition Address FF80 05D8Address FF80 05DC HT2 bit definition Calculating hash table entries W . d i g i . c o m Page W . d i g i . c o m Page Serial Controller Module RTS, CTS, DTR, DSR, DCD, RI Supported features Bit-rate generator Serial port block diagram Serial protocols Uart mode SPI mode Terminology What’s being written Value Fifo managementTransmit Fifo interface Operating in Endian modes Receive Fifo interface Processor interrupts vs. DMA Using DMA Using processor interrupts Configuration SPI master modeSignals SPI master transmitter SPI master receiver SPI slave mode Signals SPI slave receiver SPI slave transmitter SPI slave mode 0 and 1 two-byte transfer General-purpose I/O configurations Serial port performance ConfigurationOperating Mode Serial Port Maximum Rate N f i g u r a t i o n Serial Channel Control Register a Serial Channel registersSerial Channel 1, 2 Control Register a Address FFD0 0000 Number of stop bits Parity enableStick parity Even parity select General-purpose output 1/General-purpose Enable the transmitter with active CTSRemote loopback Local loopback Receiver interrupt condition Enable receive DMA requestsData terminal ready active Request-to-send active Transmitter interrupt condition Receiver interrupt enable bitsEnable transmit DMA requests Receiver interrupts Transmitter interrupts Transmitter interrupt enable bits Serial Channel Control Register B bit definition Serial Channel 1, 2 Control Register BAddress FFD0 0004 Bitordr Enable receive character GAP timerSCC mode Rcgt Receive data encoding Enable active RTS only while transmittingTransmit encoding Differential Manchester 111. a 1 is Address FFD0 0008 Serial Channel 1, 2 Status Register a Character Match3 Serial Channel Status Register a bit definitionCharacter Match1 Character Match2 Cgap Buffer GAP timerCharacter GAP timer Bgap Current data set ready state Current ring indicator stateDCD Current data carrier detect state Receive break interrupt pending Receive framing error interrupt pendingReceive parity error interrupt pending Receive register ready interrupt pending Receive overrun interrupt pendingRrdy Receive Fifo full Receive Fifo half-full interrupt pendingReceive buffer closed interrupt pending Change in CTS interrupt pending Change in DCD interrupt pendingChange in RI interrupt pending Change in DSR interrupt pending Transmit buffer closed interrupt pending Transmit register empty interrupt pendingTransmit Fifo half-empty interrupt pending Tempty Serial Channel 1, 2 Bit-Rate registersAddress FFD0 000C / 4C Receive clock source Bit-rate generator enableTiming mode Serial Channel Bit-Rate register bit definition Drive transmit clock external Transmit clock sourceDrive receive clock external Transmit clock invert ClkmuxBRG input clock Receive clock invert Tdcr If Dpll is not used and you are not usingIf Dpll is not used but you are using When Dpll is used in the application, Receive divide clock rate Rdcr Receiver internal clock source TicsTransmit internal clock source Rics Nreg With the 18.432MHz crystal using Xtale as the clock sourceMax baudrates with different clock sources 16X @ 55.296MHz With the 18.432MHz crystal using Sysclk as the clock source Bit rate examples X1 mode X8 mode X16 modeSerial Channel 1, 2 Fifo registers Address FFD0 0010 Data Serial Channel 1, 2 Receive Buffer Gap TimerAddress FFD0 0014 Data Address FFD0 0018 Serial Channel 1, 2 Receive Character Gap TimerRegister diagram and bit assignment Serial Channel Receive Buffer Gap Timer bit definition CT value Serial Channel Receive Character Gap Timer bit definition Address FFD0 0020 Serial Channel 1,2 Receive Match registerSerial Channel 1, 2 Receive Match Mask register Address FFD0 001C / 5C RMMB3 Serial Channel Receive Match Mask register bit definitionRMMB1 RMMB2Page Electrical Characteristics Sym Parameter Conditions Min Typ Max Unit DC characteristicsRecommended operating conditions Recommended operating thermal conditions DC characteristics outputs Input/Output characteristicsPad pullup and pulldown characteristics DC characteristics inputs Internal pullup characteristics Maximum voltage ratings AC characteristicsAC electrical specifications Absolute maximum ratings MDC, MDIO, TXEN, TXER, TXD30 Estimated Signal Load pF Device loadsSystem loading details PORTA3, PORTA1, PORTC3, PORTC1 MDC, TXD30, TXER, TXEN, TDO Oscillator CharacteristicsSignal Derating ns/pF Output buffer derating by load capacitance NS7520 TimingSpecifications Timing Diagrams Num Description Min Typ Max Units ResettimingReset timing parameters Num Description Min Max Unit Sram timingSram timing parameters CS* controlled read wait = Sram read Sram burst read CS* controlled read wait = 0, Bcyc = CS controlled write internal and external, wait = Sram write Sram burst write OE* controlled read wait = Sram OE read Sram OE burst read WE* controlled write wait = Sram WE write Sram WE burst write Sdram timing parameters Sdram timing Sdram read, CAS latency = Sdram read Active Read Inhibit Prechg Bterm Sdram burst read Sdram burst read Sdram write Sdram write Sdram burst write Sdram burst write Sdram refresh Sdram load mode FP Dram timing parameters FP Dram timing Fast Page read FP Dram read Fast Page burst read FP Dram burst read Fast Page write FP Dram write Fast Page burst write FP Dram burst write Fast page refresh Rcyc = Fprefreshcycles CAS3 CAS2 CAS1 CAS0 RF1 RF2 RF3 RF4 RF5 RF8 Ethernet timing parameters Ethernet timing Ethernet cam timing Ethernet PHY timing Num Description Min Max Units Jtag arm ice timing diagramJtag timing Jtag arm ice timing parameters Jtag bscan timing parameters Jtag bscan timing diagram External DMA timing parameters External DMA timing Fly-by external DMA Memory-to-memory external DMA 2T SYS Serial internal timing characteristicsSerial external timing characteristics Serial internal/external timing Synchronous serial external clock Synchronous serial internal clock Gpio timing parameters Gpio timing diagramGpio timing Page Index CPU Non-Back-to-BackInter-Packet-Gap register FP Dram Portc NET+ARM PORTC0 Receiver interrupts 229 transmitter interrupts Undefined exception 32 Page