Ethernet Receive Status register, Txcolc | Digi NS7520 specs

E F E c o n f i g u r a t i o n

Bits	Access	Mnemonic	Reset	Description

D03:00	R	TXCOLC	0	Transmit collision count
				Indicates how many collisions the MAC
				encountered while it was trying to transmit the
				package. TXCOLC indicates only that collision
				events have occurred; if the packet transmission
				was aborted, the TXAEC bit will be set.
				The MAC tries to retransmit the packet up to the
				maximum number of collision retries defined by the
				RETRY field in the Collision Window/Collision Retry
				register.
				This bit is valid (1) when the TXAL or TXAEC bits
				are set; otherwise, the bit is set to 0.

Table 58: Ethernet Transmit Status register bit definition

Ethernet Receive Status register

Address: FF80 0014

The Ethernet Receive Status register contains the status for the last completed receive buffer. The receive buffer complete bit (RXBR) is set in the Ethernet General Status register when a receive frame is completed and the Receive Status register is loaded. The lower 16 bits (D15:00) of the register are also loaded into the StatusOrIndex field of the DMA buffer descriptor when using DMA mode.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16

							RXSIZE

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

RXCE	RXDV	RXOK	RXBR	RXMC	RX	RXDR	RXCV	RX	RX	ROVER			Reserved
RXCE	RXDV	RXOK	RXBR	RXMC	CRC	RXDR	RXCV	LNG	SHT	ROVER			Reserved
					CRC			LNG	SHT

1 7 4

N S 7 5 2 0 H a r d w a r e R e f e r e n c e , R e v . D 0 3 / 2 0 0 6

Image 188

Digi NS7520 manual Ethernet Receive Status register, Txcolc, Transmit collision count

Contents

NS7520 Hardware Reference Page Part number/version 90000353D Release date March Page Contents A p t e r 4 B B u s M o d u l e A p t e r 7 M e m o r y C o n t r o l l e r M o d u l e A p t e r A p t e r 1 0 S e r i a l C o n t r o l l e r M o d u l e D e About this guide Who should read this guide To read about See What’s in this guideConventions used in this guide Documentation updates Related documentationCustomer support For Contact informationPage About the NS7520 NS7520 Features Key features and operating modes of the major NS7520 modules O u t t h e N S 7 5 2 7 5 2 0 F e a t u r e s NS7520 module block diagram NS7520 overview Operating frequency Pinout and Packaging Packaging NS7520 packaging dimensionsSymbol Min Nom Max NS7520 pinout and dimensions NS7520 BGA layout Pinout detail tables and signal descriptions Column Description Symbol Pin Description System bus interfaceSystem bus interface pinout External bus ADDR7 ADDR6ADDR5 ADDR4 Do not USE Mnemonic Signal Description Signal descriptionsSystem bus interface signal description Busy Chip select controllerChip select controller pinout Chip select controller signal description Mnemonic Signal Ethernet interface MAC Ethernet interface MAC pinout Ethernet interface MAC signal description COL CRS No connect pins No connect pinsSerial Other Pin Serial channel Signal Description General-purpose I/O RTS PORTC4 RXCB/RIB Reset PORTA3 Rxda DACK1PORTA2 Dsra Amux DSR Gpio signal Serial signalOther signal Serial channel Other Description System clock pinout System clock and resetClock generation and reset signal description System mode test support System mode and system reset pinoutPlltst Bisten Jtag test pinout ARM debugger signal descriptionJtag test ARM debugger Trst termination Power supply Power supply pinoutSignal Pin Description GND Working with the CPU ARM Thumb concept CPU performance ARM mode Working with ARM exceptionsARM performance ARM Summary of ARM exceptions Exception priorities Vector Description Address Exception vector tableException vector table Undefined exception Reset exceptionDetail of ARM exceptions SWI exception Abort exception IRQ exception Firq exception Exiting an exception Entering and exiting an exception software actionEntering an exception Reset Undef Exception entry/exit summaryException entry/exit by exception type Abort P Interrupt controller Hardware InterruptsFirq and IRQ lines Interrupt sources W . d i g i . c o m Page BBus Module BBus masters and slaves Cycles and BBus arbitrationBBus masters and slaves Module Master Slave Address range Module Address decodingBBus address decoding Page SYS Module Jtag support Signal descriptionSignal mnemonic Signal name Description External oscillator vs. internal PLL circuit ARM debugSystem clock generation NS7520 clock module Using the external oscillator NS7520 clock module block diagram External oscillator mode hardware configuration Using the PLL circuit PLL mode hardware configuration PLL mode hardware configuration Setting the PLL frequency PLL Settings register Setting the PLL frequency on bootupPLL Settings register bit definition Bits Access Mnemonic Reset Description D3109 Reserved Bits Access Mnemonic Reset Description MHz A87 A65 A40 ND+1 PLL Settings regOutput divider PLL multiplier MHz A87 A65 A40 ND+1 PLL Settings reg Sysclk frequency PLL Control register bit definitionPllcnt ND+1 PLL Settings register MHz Reset circuit sources NS7520 bootstrap initialization Address bit Name Description GEN Module Module configuration GEN module address configurationGEN module hardware initialization Address Register GEN module registers System Control registerAddress FFB0 General information Bclk output disable Software watchdog enableSoftware watchdog reset/interrupt select Software watchdog timeout in seconds User mode Bus monitor enableEnable access to internal chip registers in CPU Bits Access Mnemonic Reset Description Enable ARM CPUDMA module test mode Bus interface TEA/LAST configuration TA input synchronizer CPU disableDMA module reset Last reset caused by external reset System Status registerSystem Status register bit definition NS7520 revision ID Last reset caused by watchdog timer Last reset caused by PLL updateLast reset caused by software reset Product ID defined by external resistor jumpers Software Service register Timer Control registersSoftware Service register bit definition Address FFB0 000C Timer Control registers bit definition Timer enableTimer interrupt enable Timer interrupt mode Initial timer count Timer prescalerTimer clock source Timer Status registers Timer Status registers bit definitionTimer interrupt pending Current timer count Porta Configuration register Porta mode configurationPorta register bit definition Porta data direction Porta Configuration Porta configurationAdata Porta data register PORTA1 Gpio Gpio OUT SER1CTS DONE1OUT PORTA0 SER1SPISENABLE InputsOutputs IN/SER1DCD Portc Configuration register Portc modePortc register bit definition Portc data direction Portc configuration Portc configurationCdata Portc data register PORTC1 Gpio Gpio OUT LEVELIRQ1=CDIR1 PORTC0 LEVELIRQ0=CDIR0 Interrupts PORTC30 Interrupt controller registers Address FFB0 0030 / 0034 Interrupt Enable registers bit definition D01 Page Memory Controller Module Pin configuration MEM module pin configuration by memory typeMode A2714 A130 CSx About the MEM module RAS CAS Mode A2714 A130Sdram MEM module configuration Setting the chip select address rangeMemory controller register map Address Mnemonic Register Memory Space Memory Module Configuration register Enable Dram refreshMmcr bit definition Refresh count value Enable external address multiplexing Enable A27 outputRcyc Refresh cycle count A27 and A26 bit settings Enable A26 outputEnable A25 output AMUX2 Chip Select Base Address register Chip Select Base Address register bit definitionBase Base address Dram address multiplexer select Dram configuration modePeripheral page size External TA configuration Dram internal address multiplexer modeBurst memory cycle enable Force Bclk at end of memory cycle Valid bit Write-protect the chip selectEeprom Chip Select Option Register a Chip Select Option Register a bit definitionMask Mask Address When DRSEL=1 and DMODE=2’b01 at full speed When DRSEL=0When DRSEL=1 and DMODE=2’b00 When DRSEL=1 and DMODE=10 Burst access size in beatsBsize Port size Read cycle mode Write cycle modeOE Ctrl WE Ctrl Chip Select Option Register B Chip Select Option Register B bit definition Static memory Sram controller Sync Single cycle read/write Sync Write Sync Read Burst cycles Async Read 000 001 010 011 100 101 110 111 Using the internal multiplexerNS7520 Dram address multiplexing 7 5 2 0 D R a M a d d r e s s m u l t i p l e x i n g Dram Internal Dram multiplexing ModeNS7520 multiplexed address outputs Using the external multiplexer Dram refresh FP/EDO Dram controller Normal FP Dram bus cycles FP Dram Write FP Dram Read FP/EDO Dram burst cycles FP Dram burst cycles X32 Sdram interconnect X32 Sdram configurationNS7520 Sdram interconnect X16 Sdram configuration BA1BA0 BA1 Bclk CLK VCC CKE NS7520 signal 16M Sdram signal 64M Sdram signal X16 Sdram interconnectCAS3 RAS CAS2 CAS1 CAS0 Udqm X8 Sdram configurations NS7520 signal 16M Sdram signalX8 Sdram interconnect Bclk CLK VCC CKE Sdram A10/AP support Command definitions Sdram command definitionsMux mode X32 X16 Command Bsize configuration CAS latency Bcyc configurationMemory timing fields Sdram Burst length Sdram Mode register Sdram Mode register settingsFull Address Field Value Sdram read cycles Sdram normal read Sdram burst read Sdram write cycles Sdram normal write Sdram burst write Peripheral page burst size Example Wait Bcyc Page DMA Module DMA module Fly-by operation transfers Memory-to-memory operation DMA fly-by transfers DMA buffer descriptor Fly-by mode DMA buffer descriptor Bit Description Buffer descriptor bit definitionsBuffer descriptor bit definitions Field Description Buffer descriptor field definitionsBuffer descriptor field definitions DMA channel assignments Channel Base address DMA channel peripheral Fly-by modeDMA channel assignments Address Description DMA channel registersAddress map Address Description Buffer Descriptor Pointer register DMA Control register DMA channel enable DMA operation modeDMA Control register bit definition Channel abort request BTE Burst transfer enableMemory-to-memory mode REQ Channel request source Sinc Source address incrementDinc Destination address increment Current DMA channel buffer descriptor index Data operand sizeCurrent DMA channel state shown in binary DMA Status/Interrupt Enable register DMA Status/Interrupt Enable register bit definitionError completion interrupt pending Normal completion interrupt pending Premature complete interrupt enable Normal completion interrupt enableError completion interrupt enable Buffer not ready interrupt enable Ethernet transmitter considerations Ethernet receiver considerations External peripheral DMA support Signal description External DMA configurationMemory-to-memory mode Signal Description DMA controller reset Hardware needed for external memory-to-memory DMA transfersPage Ethernet Module Ethernet front-end EFE Fifo EFE receive processing Transmit and receive FIFOsEFE transmit processing Receive buffer descriptor selection DMA External CAM filtering MAC module block diagram MAC module Other modules in the diagram include Address Register Register description EFE configurationEFE register map Maxf SuppTest Mcfg Ethernet General Control register Egcr bit definitions Address FF80Erxetx Erxdmaetxdma Erxlngetxwm Erxshtefulld Erxbad Erxregetxreg Erfifohetfifoh Erxbretxbc Ethernet General Control register bit definition Enable transmit Fifo Enable transmit DMADo not set this bit when operating the Ethernet Receiver in interrupt service mode Enable Transmit Data register ready interrupt Enable transmit data Fifo half empty interruptEnable transmit buffer complete interrupt Enable full-duplex operation MAC software reset Invert the transmit clock inputPSOS pNA buffer descriptors Insert transmit source address Endec mode and NS7520 pins Endec control signal cross-referenceExternal interface mode Mode field Output based on EFE CSR bit Rxfdbrxskip Rxregrtxrege Rxfifohtxfifoh Rxbrtxbc Ethernet General Status register Egsr bit definitionsEthernet General Status register bit definition Receive Fifo data available Receive register readyReceive Fifo half full Receive buffer ready Receive buffer skip Transmit register emptyTransmit Fifo half empty Transmit buffer complete Endec status signal cross-reference Ethernet Fifo Data registerAddress FF80 0008 / FF80 000C secondary address Writing to the Ethernet Fifo Data register Reading from the Ethernet Fifo Data register Ethernet Transmit Status register Ethernet Fifo Data register bit definitionEthernet Transmit Status register bit definition Fifo data FF80 Packet transmitted OK Broadcast packet transmittedMulticast packet transmitted Transmit abort late collision Txaed Transmit abort excessive deferralTxaec Transmit abort excessive collisions Txaur Transmit aborted underrunTxaj Transmit abort jumbo Transmit CRC error TxdefTransmit packet deferred Txcrc Transmit collision count Ethernet Receive Status registerTxcolc Ethernet Receive Status register bit definition Receive buffer size in bytesReceive carrier event previously seen Receive data violation event previously seen Receive packet has CRC error Receive packet has dribble bit errorReceive broadcast packet Receive multicast packet Receive packet is too short Receive packet has code violationReceive packet is too long Receive overflow MAC Configuration RegisterRover MAC Configuration Register 1 bit definition Pass ALL receive frames Receive enableRX flow control MAC Configuration Register 2 bit definition Auto detect pad enable Vlan pad enablePAD/CRC enable CRC enable Pad operation table PAD operation Back-to-back inter-packet-gap Back-to-Back Inter-Packet-Gap registerBack-to-Back Inter-Packet-Gap register bit definition Non-Back-to-Back Inter-Packet-Gap register Address FF80 040CNon-Back-to-Back Inter-Packet-Gap register bit definition Non back-to-back inter-packet-gap part Collision Window/Collision Retry register Collision Window/Collision Retry register bit definitionCollision window Retransmission maximum Maximum frame length Maximum Frame registerMaximum Frame register bit definition PHY Support register PHY Support register bit assignment Enable Jabber protection Bit modeTest register Address FF80 041C Shortcut pause quanta Test backpressureTest pause MII Management Configuration register MII Management Configuration register bit definitionReset MII management Clock select Clks field settings ScaniScan increment single scan for read data Clks field Sysclk ratio MHz example MII Management Command register MII Management Command register bit definitionAutomatically scan for read data Single scan for read data MII Management Address register MII Management Address register bit definitionMII PHY device address MII PHY register address MII Management Write Data register Address FF80 042CMII Management Write Data register bit definition MII write data MII read data MII Management Read Data registerMII Management Read Data register bit definition MII Management Indicators register MII Management Indicators register bit definitionRead data not valid Automatically scan for read data in progress Smii Status register bit definition Smii Status registerStation Address registers Station Address Register Station Address Register 1 bit definitionStation Address Register 2 bit definition Station address octet Station Address Register 3 bit definition OCTET3OCTET4 OCTET5 Station Address Filter register bit definition Station Address Filter registerAddress FF80 05C0 Register hash table Multicast hash table entries and bit definitionsAddress FF80 05D0 Address FF80 05D4 Address FF80 05D8 Address FF80 05DCHT2 bit definition HT3 bit definition Calculating hash table entries W . d i g i . c o m Page W . d i g i . c o m Page Serial Controller Module Supported features RTS, CTS, DTR, DSR, DCD, RI Serial port block diagram Bit-rate generator Uart mode Serial protocols SPI mode Fifo management Transmit Fifo interfaceOperating in Endian modes Terminology What’s being written Value Processor interrupts vs. DMA Receive Fifo interface Using processor interrupts Using DMA Configuration SPI master modeSignals SPI master transmitter SPI slave mode SPI master receiver Signals SPI slave transmitter SPI slave receiver General-purpose I/O configurations SPI slave mode 0 and 1 two-byte transfer Serial port performance ConfigurationOperating Mode Serial Port Maximum Rate N f i g u r a t i o n Serial Channel registers Serial Channel 1, 2 Control Register aAddress FFD0 0000 Serial Channel Control Register a Parity enable Stick parityEven parity select Number of stop bits Enable the transmitter with active CTS Remote loopbackLocal loopback General-purpose output 1/General-purpose Enable receive DMA requests Data terminal ready activeRequest-to-send active Receiver interrupt condition Receiver interrupt enable bits Enable transmit DMA requestsReceiver interrupts Transmitter interrupt condition Transmitter interrupt enable bits Transmitter interrupts Serial Channel Control Register B bit definition Serial Channel 1, 2 Control Register BAddress FFD0 0004 Enable receive character GAP timer SCC modeRcgt Bitordr Receive data encoding Enable active RTS only while transmittingTransmit encoding Differential Manchester 111. a 1 is Serial Channel 1, 2 Status Register a Address FFD0 0008 Serial Channel Status Register a bit definition Character Match1Character Match2 Character Match3 Buffer GAP timer Character GAP timerBgap Cgap Current ring indicator state DCDCurrent data carrier detect state Current data set ready state Receive break interrupt pending Receive framing error interrupt pendingReceive parity error interrupt pending Receive register ready interrupt pending Receive overrun interrupt pendingRrdy Receive Fifo full Receive Fifo half-full interrupt pendingReceive buffer closed interrupt pending Change in DCD interrupt pending Change in RI interrupt pendingChange in DSR interrupt pending Change in CTS interrupt pending Transmit buffer closed interrupt pending Transmit register empty interrupt pendingTransmit Fifo half-empty interrupt pending Tempty Serial Channel 1, 2 Bit-Rate registersAddress FFD0 000C / 4C Bit-rate generator enable Timing modeSerial Channel Bit-Rate register bit definition Receive clock source Drive transmit clock external Transmit clock sourceDrive receive clock external Transmit clock invert ClkmuxBRG input clock Receive clock invert If Dpll is not used and you are not using If Dpll is not used but you are usingWhen Dpll is used in the application, Tdcr Rdcr Receive divide clock rate Tics Transmit internal clock sourceRics Receiver internal clock source Nreg With the 18.432MHz crystal using Xtale as the clock sourceMax baudrates with different clock sources With the 18.432MHz crystal using Sysclk as the clock source 16X @ 55.296MHz X1 mode X8 mode X16 mode Serial Channel 1, 2 Fifo registersAddress FFD0 0010 Bit rate examples Serial Channel 1, 2 Receive Buffer Gap Timer Address FFD0 0014Data Data Serial Channel 1, 2 Receive Character Gap Timer Register diagram and bit assignmentSerial Channel Receive Buffer Gap Timer bit definition Address FFD0 0018 Serial Channel Receive Character Gap Timer bit definition CT value Serial Channel 1,2 Receive Match register Serial Channel 1, 2 Receive Match Mask registerAddress FFD0 001C / 5C Address FFD0 0020 Serial Channel Receive Match Mask register bit definition RMMB1RMMB2 RMMB3Page Electrical Characteristics DC characteristics Recommended operating conditionsRecommended operating thermal conditions Sym Parameter Conditions Min Typ Max Unit Input/Output characteristics Pad pullup and pulldown characteristicsDC characteristics inputs DC characteristics outputs Internal pullup characteristics AC characteristics AC electrical specificationsAbsolute maximum ratings Maximum voltage ratings Estimated Signal Load pF Device loads System loading detailsPORTA3, PORTA1, PORTC3, PORTC1 MDC, MDIO, TXEN, TXER, TXD30 Oscillator Characteristics Signal Derating ns/pFOutput buffer derating by load capacitance MDC, TXD30, TXER, TXEN, TDO NS7520 Timing Diagrams TimingSpecifications Num Description Min Typ Max Units ResettimingReset timing parameters Num Description Min Max Unit Sram timingSram timing parameters Sram read CS* controlled read wait = Sram burst read CS* controlled read wait = 0, Bcyc = Sram write CS controlled write internal and external, wait = Sram burst write Sram OE read OE* controlled read wait = Sram OE burst read Sram WE write WE* controlled write wait = Sram WE burst write Sdram timing Sdram timing parameters Sdram read Sdram read, CAS latency = Active Read Inhibit Prechg Bterm Sdram burst read Sdram burst read Sdram write Sdram write Sdram burst write Sdram burst write Sdram load mode Sdram refresh FP Dram timing FP Dram timing parameters FP Dram read Fast Page read FP Dram burst read Fast Page burst read FP Dram write Fast Page write FP Dram burst write Fast Page burst write Fprefreshcycles Fast page refresh Rcyc = CAS3 CAS2 CAS1 CAS0 RF1 RF2 RF3 RF4 RF5 RF8 Ethernet timing Ethernet timing parameters Ethernet PHY timing Ethernet cam timing Jtag arm ice timing diagram Jtag timingJtag arm ice timing parameters Num Description Min Max Units Jtag bscan timing diagram Jtag bscan timing parameters External DMA timing External DMA timing parameters Fly-by external DMA Memory-to-memory external DMA Serial internal timing characteristics Serial external timing characteristicsSerial internal/external timing 2T SYS Synchronous serial internal clock Synchronous serial external clock Gpio timing parameters Gpio timing diagramGpio timing Page Index CPU Non-Back-to-BackInter-Packet-Gap register FP Dram Portc NET+ARM PORTC0 Receiver interrupts 229 transmitter interrupts Undefined exception 32 Page