CP1EN CP1OUT CP1RIF CP1FIF | Silicon Laboratories C8051F346 manual

C8051F340/1/2/3/4/5/6/7

SFR Definition 7.4. CPT1CN: Comparator1 Control

R/W

R

R/W

R/W

R/W

R/W

R/W

R/W

Reset Value

CP1EN

CP1OUT

CP1RIF

CP1FIF

CP1HYP1 CP1HYP0 CP1HYN1 CP1HYN0 00000000

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0x9A
Bit7:	CP1EN: Comparator1 Enable Bit.
	0: Comparator1 Disabled.
	1: Comparator1 Enabled.
Bit6:	CP1OUT: Comparator1 Output State Flag.
	0: Voltage on CP1+ < CP1–.
	1: Voltage on CP1+ > CP1–.
Bit5:	CP1RIF: Comparator1 Rising-Edge Flag.
	0: No Comparator1 Rising Edge has occurred since this flag was last cleared.
	1: Comparator1 Rising Edge has occurred.
Bit4:	CP1FIF: Comparator1 Falling-Edge Flag.
	0: No Comparator1 Falling-Edge has occurred since this flag was last cleared.
	1: Comparator1 Falling-Edge has occurred.
Bits3–2:	CP1HYP1–0: Comparator1 Positive Hysteresis Control Bits.
	00: Positive Hysteresis Disabled.
	01: Positive Hysteresis = 5 mV.
	10: Positive Hysteresis = 10 mV.
	11: Positive Hysteresis = 20 mV.
Bits1–0:	CP1HYN1–0: Comparator1 Negative Hysteresis Control Bits.
	00: Negative Hysteresis Disabled.

01: Negative Hysteresis = 5 mV.

10: Negative Hysteresis = 10 mV.

11: Negative Hysteresis = 20 mV.

Rev. 0.5

65

Image 65

Silicon Laboratories C8051F346, C8051F347 SFR Definition 7.4. CPT1CN Comparator1 Control, CP1EN CP1OUT CP1RIF CP1FIF

Contents

HIGH-SPEED Controller Core Full Speed USB Flash MCU FamilyPrecision Internal Oscillators Rev Table Of Contents External Data Memory Interface and On-Chip Xram 117 Prefetch Engine Reset Sources 101Flash Memory 109 Port Input/Output 147 Oscillators 135Universal Serial Bus Controller USB0 163 SMBus 193 UART0 211 Timers 243UART1 C8051F340/1/4/5 Only 219 Enhanced Serial Peripheral Interface SPI0 229 Contact Information 282 Programmable Counter Array PCA0 26323. C2 Interface 279 C8051F340/1/2/3/4/5/6/7 Voltage Reference List of Figures and TablesAbsolute Maximum Ratings Flash Memory Prefetch Engine Reset SourcesExternal Data Memory Interface and On-Chip Xram Oscillators UART0 SMBusUART1 C8051F340/1/4/5 Only Enhanced Serial Peripheral Interface SPI0 23.C2 Interface TimersProgrammable Counter Array PCA0 List of Registers C8051F340/1/2/3/4/5/6/7 C8051F340/1/2/3/4/5/6/7 C8051F340/1/2/3/4/5/6/7 System Overview RAM Product Selection GuideTQFP48 LQFP32 C8051F340/1/4/5 Block Diagram C8051F342/3/6/7 Block Diagram CIP-51 Microcontroller Core Additional FeaturesFully 8051 Compatible Improved Throughput On-Chip Clock and Reset On-Chip Memory Map for 64kB Devices C8051F340/2/4/6 On-Chip Memory Universal Serial Bus Controller USB Controller Block Diagram On-Chip Debug Circuitry Voltage Regulator Programmable Digital I/O and Crossbar Digital Crossbar Diagram Programmable Counter Array Serial Ports Bit Analog to Digital Converter Bit ADC Block Diagram 10. Comparator0 Block Diagram GND Absolute Maximum RatingsParameter Conditions Min Typ Max Units TBD Global DC Electrical Characteristics Index to Electrical Characteristics Tables Table Title Name Pin Numbers Type Description 48-pin 32-pin Pinout and Package DefinitionsPin Definitions for the C8051F340/1/2/3/4/5/6/7 C8051F340/1/2/3/4/5/6/7 C8051F340/1/2/3/4/5/6/7 C8051F340/1/4/5 Top View MIN TYP MAX Package DimensionsTQFP-48 GND VDD Regin Vbus LQFP-32 Pinout Diagram Top View LQFP-32 LQFP-32 Package Diagram C8051F340/1/2/3/4/5/6/7 Bit ADC ADC0 ADC0 Functional Block Diagram Vref Analog Multiplexer Temperature Sensor Transfer Function Temperature Sensor Temperature degrees C Starting a Conversion Modes of Operation Tracking Modes Bit ADC Track and Conversion Example Timing Settling Time Requirements Differential Mode Single-Ended ModeEquation 5.1. ADC0 Settling Time Requirements AMX0P4 AMX0P3 AMX0P2 AMX0P1 AMX0P0 SFR Definition 5.1. AMX0P AMUX0 Positive Channel SelectAMX0P4-0 ADC0 Positive Input Pin Package Reserved AMX0N4-0 ADC0 Negative Input Pin Package SFR Definition 5.2. AMX0N AMUX0 Negative Channel SelectAMX0N4 AMX0N3 AMX0N2 AMX0N1 AMX0N0 SFR Definition 5.4. ADC0H ADC0 Data Word MSB SFR Definition 5.3. ADC0CF ADC0 ConfigurationSFR Definition 5.5. ADC0L ADC0 Data Word LSB AD0SC4 AD0SC3 AD0SC2 AD0SC1 AD0SC0 AD0LJST AD0EN AD0TM AD0INT AD0BUSY AD0WINT AD0CM2 AD0CM1 AD0CM0 SFR Definition 5.6. ADC0CN ADC0 Control SFR Definition 5.8. ADC0GTL ADC0 Greater-Than Data Low Byte Programmable Window Detector SFR Definition 5.10. ADC0LTL ADC0 Less-Than Data Low Byte SFR Definition 5.9. ADC0LTH ADC0 Less-Than Data High Byte ADC Window Compare Example Right-Justified Single-Ended Data Window Detector In Single-Ended Mode ADC Window Compare Example Right-Justified Differential Data Window Detector In Differential Mode Analog Inputs ADC0 Electrical CharacteristicsConversion Rate Voltage Reference Voltage Reference Functional Block Diagram SFR Definition 6.1. REF0CN Reference Control Voltage Reference Electrical CharacteristicsRefsl Tempe Biase Refbe External Reference Refbe = Comparators Comparator Functional Block Diagram Comparator Hysteresis Plot CP0EN CP0OUT CP0RIF CP0FIF CP0HYP1 CP0HYP0 CP0HYN1 CP0HYN0 SFR Definition 7.1. CPT0CN Comparator0 Control CMX0N1 CMX0N0 SFR Definition 7.2. CPT0MX Comparator0 MUX SelectionNegative Input Pin Package CMX0P1 CMX0P0 CP0RIE CP0FIE CP0MD1 CP0MD0 SFR Definition 7.3. CPT0MD Comparator0 Mode SelectionMode CP0MD1 CP0MD0 CP1EN CP1OUT CP1RIF CP1FIF SFR Definition 7.4. CPT1CN Comparator1 Control CMX1N2 CMX1N1 CMX1N0 CMX1P2 CMX1P1 CMX1P0 SFR Definition 7.5. CPT1MX Comparator1 MUX SelectionCMX1N2 CMX1N1 CMX1N0 CMX1P2 CMX1P1 CMX1P0 CP1RIE CP1FIE CP1MD1 CP1MD0 SFR Definition 7.6. CPT1MD Comparator1 Mode SelectionCP1MD1 CP1MD0 CP1 Response Time Comparator Electrical Characteristics Voltage Regulator Electrical Specifications Regulator Mode SelectionVoltage Regulator REG0 Vbus Detection REG0 Configuration USB Bus-Powered REG0 Configuration USB Self-Powered, Regulator Disabled Regdis Vbstat Vbpol Regmod SFR Definition 8.1. REG0CN Voltage Regulator Control CIP-51 Microcontroller CIP-51 Block Diagram Performance Instruction SetInstruction and CPU Timing Logical Operations CIP-51 Instruction Set SummaryMovx Instruction and Program Memory Data Transfer Mnemonic Description Bytes Clock Cycles Program Branching Boolean Manipulation C8051F340/1/2/3/4/5/6/7 Program Memory Memory Organization General Purpose Registers Data MemoryBit Addressable Locations Stack Special Function Registers Special Function Register SFR Memory Map ADC0L Special Function RegistersRegister Address Description REF0CN PSW SPI0CN SFR Definition 9.2. DPH Data Pointer High Byte SFR Definition 9.1. DPL Data Pointer Low ByteSFR Definition 9.3. SP Stack Pointer Register Descriptions SFR Definition 9.5. ACC Accumulator SFR Definition 9.4. PSW Program Status WordRS1 RS0 Register Bank Address Interrupt Handler SFR Definition 9.6. B B RegisterMCU Interrupt Sources and Vectors External Interrupts Interrupt Latency Interrupt PrioritiesIT0 IN0PL IT1 IN1PL Interrupt Register Descriptions Interrupt Summary ESPI0 ET2 ES0 ET1 EX1 ET0 EX0 SFR Definition 9.7. IE Interrupt Enable PSPI0 PT2 PS0 PT1 PX1 PT0 PX0 SFR Definition 9.8. IP Interrupt Priority ET3 ECP1 ECP0 EPCA0 EADC0 EWADC0 EUSB0 ESMB0 SFR Definition 9.9. EIE1 Extended Interrupt Enable PT3 PCP1 PCP0 PPCA0 PADC0 PWADC0 PUSB0 PSMB0 SFR Definition 9.10. EIP1 Extended Interrupt Priority SFR Definition 9.12. EIP2 Extended Interrupt Priority SFR Definition 9.11. EIE2 Extended Interrupt EnableES1 Evbus PS1 Pvbus IN1PL IN1SL2 IN1SL1 IN1SL0 IN0PL IN0SL2 IN0SL1 IN0SL0 SFR Definition 9.13. IT01CF INT0/INT1 ConfigurationIN1SL2-0 INT1 Port Pin IN0SL2-0 INT0 Port Pin Stop Mode Power Management ModesIdle Mode GF5 GF4 GF3 GF2 GF1 GF0 Stop Idle SFR Definition 9.14. Pcon Power Control C8051F340/1/2/3/4/5/6/7 Pfen Flbwe Prefetch EngineSFR Definition 10.1. PFE0CN Prefetch Engine Control 100 Reset Sources Power-On and VDD Monitor Reset Timing Power-On Reset Vdmen Power-Fail Reset / VDD MonitorSFR Definition 11.1. VDM0CN VDD Monitor Control Missing Clock Detector Reset External ResetComparator0 Reset PCA Watchdog Timer Reset USB Reset Software Reset Usbrsf Ferror C0RSEF Swrsf Wdtrsf Mcdrsf Porsf Pinrsf SFR Definition 11.2. Rstsrc Reset Source Reset Electrical Characteristics 108 Flash Memory Flash Erase ProcedureProgramming The Flash Memory Flash Lock and Key Functions Flash Write Procedure Security Options Flash Electrical CharacteristicsNon-volatile Data Storage Flash Program Memory Map and Security Byte Accessing Flash from the C2 debug interface Pswe SFR Definition 12.1. Psctl Program Store R/W ControlSFR Definition 12.2. Flkey Flash Lock and Key Flrt SFR Definition 12.3. Flscl Flash ScaleFose 116 Bit Movx Example Accessing XramExternal Data Memory Interface and On-Chip Xram USB Fifo Space Accessing USB Fifo Space Port Configuration Configuring the External Memory Interface PGSEL7 PGSEL6 PGSEL5 PGSEL4 PGSEL3 PGSEL2 PGSEL1 PGSEL0 Usbfae EMD2 EMD1 EMD0 EALE1 EALE0 SFR Definition 13.2. EMI0CF External Memory Configuration Multiplexed and Non-multiplexed Selection Multiplexed Configuration Non-multiplexed Configuration Non-multiplexed Configuration Example Memory Mode Selection Internal Xram Only Split Mode without Bank Select External Only Split Mode with Bank SelectTiming EAS1 EAS0 ERW3 EWR2 EWR1 EWR0 EAH1 EAH0 SFR Definition 13.3. EMI0TC External Memory Timing Control Bit Movx EMI0CF42 = ‘101’, ‘110’, or ‘111’ Non-multiplexed ModeEmif Write Data Emif Read Data Bit Movx without Bank Select EMI0CF42 = ‘101’ or ‘111’ Non-multiplexed 8-bit Movx without Bank Select Timing Bit Movx with Bank Select EMI0CF42 = ‘110’ Non-multiplexed 8-bit Movx with Bank Select Timing Bit Movx EMI0CF42 = ‘001’, ‘010’, or ‘011’ Multiplexed Mode Bit Movx without Bank Select EMI0CF42 = ‘001’ or ‘011’ Multiplexed 8-bit Movx without Bank Select Timing Bit Movx with Bank Select EMI0CF42 = ‘010’ 10. Multiplexed 8-bit Movx with Bank Select Timing Parameter Description Min Max Units AC Parameters for External Memory Interface 134 Oscillators Oscillator Diagram Programmable Internal High-Frequency H-F Oscillator Internal H-F Oscillator Suspend ModeSFR Definition 14.1. Oscicn Internal H-F Oscillator Control Ioscen Ifrdy Suspend IFCN1 IFCN0 Osccal Programmable Internal Low-Frequency L-F OscillatorCalibrating the Internal L-F Oscillator Osclen Osclrdy OSCLF3 OSCLF2 OSCLF1 OSCLF0 OSCLD1 OSCLD0 SFR Definition 14.3. Osclcn Internal L-F Oscillator Control External Crystal Example Clocking Timers Directly Through the External OscillatorExternal Oscillator Drive Circuit External Capacitor Example External RC Example Xfcn SFR Definition 14.4. Oscxcn External Oscillator ControlXtlvld XOSCMD2 XOSCMD1 XOSCMD0 XFCN2 XFCN1 XFCN0 SFR Definition 14.5. Clkmul Clock Multiplier Control Clock MultiplierMulen Mulinit Mulrdy Mulsel Mulsel Internal Oscillator Clock Signal External Oscillator Clock SignalSystem and USB Clock Selection System Clock Selection Usbclk Clksl SFR Definition 14.6. Clksel Clock SelectUsbclk Clksl External USB Clock Requirements Oscillator Electrical Characteristics 146 Port Input/Output Port I/O Functional Block Diagram Port 0 through Port Port I/O Cell Block Diagram Priority Crossbar Decoder Crossbar Priority Decoder with No Pins Skipped Crossbar Priority Decoder with Crystal Pins Skipped Port I/O Initialization CP1AE CP1E CP0AE CP0E Syscke SMB0E SPI0E URT0E SFR Definition 15.1. XBR0 Port I/O Crossbar Register SFR Definition 15.3. XBR2 Port I/O Crossbar Register SFR Definition 15.2. XBR1 Port I/O Crossbar RegisterWeakpud Xbare T1E T0E Ecie PCA0ME URT1E SFR Definition 15.4. P0 Port0 Latch SFR Definition 15.5. P0MDIN Port0 Input ModeGeneral Purpose Port I/O SFR Definition 15.7. P0SKIP Port0 Skip SFR Definition 15.6. P0MDOUT Port0 Output Mode SFR Definition 15.8. P1 Port1 Latch SFR Definition 15.9. P1MDIN Port1 Input ModeSFR Definition 15.10. P1MDOUT Port1 Output Mode SFR Definition 15.12. P2 Port2 Latch SFR Definition 15.13. P2MDIN Port2 Input ModeSFR Definition 15.11. P1SKIP Port1 Skip SFR Definition 15.15. P2SKIP Port2 Skip SFR Definition 15.14. P2MDOUT Port2 Output Mode SFR Definition 15.16. P3 Port3 Latch SFR Definition 15.17. P3MDIN Port3 Input ModeSFR Definition 15.18. P3MDOUT Port3 Output Mode SFR Definition 15.20. P4 Port4 Latch SFR Definition 15.19. P3SKIP Port3 Skip SFR Definition 15.22. P4MDOUT Port4 Output Mode SFR Definition 15.21. P4MDIN Port4 Input Mode Port I/O DC Electrical Characteristics Universal Serial Bus Controller USB0 USB0 Block Diagram Endpoint Addressing Scheme Endpoint AddressingUSB Transceiver Endpoint Associated Pipes USB Protocol Address PHYTST10 SFR Definition 16.1. USB0XCN USB0 Transceiver ControlPren Phyen Speed PHYTST1 PHYTST0 Dfrec USB0 Register Access Scheme USB Register Access Busy Autord Usbaddr SFR Definition 16.2. USB0ADR USB0 Indirect Address SFR Definition 16.3. USB0DAT USB0 Data Index USB0 Controller RegistersUSB Register Definition 16.4. Index USB0 Endpoint Index USB Register Definition 16.5. Clkrec Clock Recovery Control USB Clock ConfigurationCommunication Speed USB Clock 4x Clock Multiplier Input CRE Crssen Crlow Fifo Management Fifo Split Mode Fifo Access Fifo ConfigurationsFifo Double Buffering Fifodata USB Register Definition 16.7. Faddr USB0 Function Address Function Configuration and ControlFunction Addressing 174 Isoud Usbinh Usbrst Resume Susmd Susen USB Register Definition 16.8. Power USB0 Power Interrupts USB Register Definition 16.9. Framel USB0 Frame Number Low OUT3 OUT2 OUT1 IN3 IN2 IN1 EP0 SOF Rstint Rsuint Susint USB Register Definition 16.13. Cmint USB0 Common Interrupt OUT3E OUT2E OUT1E IN3E IN2E IN1E EP0E Sofe Rstinte Rsuinte Susinte Serial Interface EngineEndpoint0 Endpoint0 in Transactions Endpoint0 Setup Transactions Endpoint0 OUT Transactions Ssuend USB Register Definition 16.17. E0CSR USB0 Endpoint0 ControlSsuend Soprdy Sdstl Suend Dataend Ststl Inprdy Oprdy Controlling Endpoints1-3 Configuring Endpoints1-3Endpoints1-3 in Interrupt or Bulk Mode Endpoints1-3 in Isochronous Mode A packet being transmitted Clrdt Ststl Sdstl Flush Undrun Fifone Inprdy Dbien ISO Dirsel Fcdt Split Endpoints1-3 OUT Interrupt or Bulk ModeControlling Endpoints1-3 OUT Endpoints1-3 OUT Isochronous Mode Clrdt Ststl Sdstl Flush Daterr Ovrun Fifoful Oprdy E0CH Dboen ISOEocl Receiver USB Transceiver Electrical Characteristics 192 SMBus SMBus Block Diagram Supporting Documents SMBus Configuration Arbitration SMBus Transaction SCL Low Timeout Using the SMBusSCL High SMBus Free Timeout Clock Low Extension Tion Register on SMBus Clock Source Selection SMBus Configuration RegisterEquation 17.1. Minimum SCL High and Low Times Equation 17.2. Typical SMBus Bit Rate Exthold Minimum SDA Setup and Hold TimesMinimum SDA Setup Time Minimum SDA Hold Time Ensmb INH Busy Exthold Smbtoe Smbfte SMBCS1 SMBCS0 SFR Definition 17.1. SMB0CF SMBus Clock/Configuration SMB0CN Control Register Master Txmode STA STO Ackrq Arblost ACK SFR Definition 17.2. SMB0CN SMBus Control Sources for Hardware Changes to SMB0CN Bit Set by Hardware When Cleared by Hardware When SFR Definition 17.3. SMB0DAT SMBus Data Master Transmitter ModeSMBus Transfer Modes Data Register Typical Master Transmitter Sequence Typical Master Receiver Sequence Master Receiver Mode Typical Slave Receiver Sequence Slave Receiver Mode Typical Slave Transmitter Sequence SMBus Status Decoding Slave Transmitter Mode Start Values ReadCurrent SMbus State Typical Response Options Slave byte was transmitted No action required expect UART0 UART0 Block Diagram Operational Modes Enhanced Baud Rate GenerationEquation 18.1. UART0 Baud Rate Bit Uart Uart Interconnect Diagram Bit Uart Timing Diagram Multiprocessor Communications Master Slave Device TI0 RI0 SFR Definition 18.1. SCON0 Serial Port 0 ControlS0MODE MCE0 REN0 SFR Definition 18.2. SBUF0 Serial UART0 Port Data Buffer T1M Timer Baud Rate Error Divide Source Pre-scale Target Actual Baud Oscillator Timer ClockSCA1-SCA0 Rate bps Factor Select UART1 C8051F340/1/4/5 Only UART1 Block Diagram Baud Rate Generator Baud Rate Generator Settings for Standard Baud RatesEquation 19.1. UART1 Baud Rate SBRLH1SBRLL1 UART1 Timing Without Parity or Extra Bit Data Format Data Reception Configuration and OperationData Transmission Multiprocessor Communications Fifo SFR Definition 19.1. SCON1 UART1 ControlOVR1 PERR1 THRE1 REN1 TBX1 RBX1 TI1 RI1 MCE1 S1PT1 S1PT0 PE1 S1DL1 S1DL0 XBE1 SBL1 SFR Definition 19.2. SMOD1 UART1 Mode SB1PS1 SB1PS0 SFR Definition 19.3. SBUF1 UART1 Data BufferSB1RUN Rev 227 228 Enhanced Serial Peripheral Interface SPI0 SPI Block Diagram Master Out, Slave In Mosi Signal DescriptionsMaster In, Slave Out Miso Serial Clock SCK SPI0 Master Mode Operation Multiple-Master Mode Connection Diagram SPI0 Interrupt Sources SPI0 Slave Mode Operation Serial Clock Timing Master Mode Data/Clock Timing Slave Mode Data/Clock Timing Ckpha = Spibsy Msten Ckpha Ckpol Slvsel Nssin Srmt Rxbmt SFR Definition 20.1. SPI0CFG SPI0 ConfigurationSPI Special Function Registers Spif Wcol Modf Rxovrn NSSMD1 NSSMD0 Txbmt Spien SFR Definition 20.2. SPI0CN SPI0 Control SCR7 SCR6 SCR5 SCR4 SCR3 SCR2 SCR1 SFR Definition 20.3. SPI0CKR SPI0 Clock RateSFR Definition 20.4. SPI0DAT SPI0 Data SPI Master Timing Ckpha = 10. SPI Slave Timing Ckpha = Only Slave Mode Timing* See FigureSPI Slave Timing Parameters 242 Timer 0 and Timer TimersMode 0 13-bit Counter/Timer Timer 0 and Timer 1 Modes Timer 2 Modes Timer 3 Modes TR0 GATE0 INT0 Mode 1 16-bit Counter/TimerCounter/Timer Mode 2 8-bit Counter/Timer with Auto-Reload T0 Mode 2 Block Diagram Mode 3 Two 8-bit Counter/Timers Timer 0 Only T0 Mode 3 Block Diagram TF1 TR1 TF0 TR0 IE1 IT1 IE0 IT0 SFR Definition 21.1. Tcon Timer Control GATE1 SFR Definition 21.2. Tmod Timer ModeGATE0 T1M1 T1M0 T3MH T3ML T2MH T2ML T1M T0M SCA1 SCA0 SFR Definition 21.3. Ckcon Clock ControlSCA1 SCA0 Prescaled Clock SFR Definition 21.5. TL1 Timer 1 Low Byte SFR Definition 21.4. TL0 Timer 0 Low ByteSFR Definition 21.6. TH0 Timer 0 High Byte SFR Definition 21.7. TH1 Timer 1 High Byte Bit Timer with Auto-Reload Timer T2MH T2XCLK Bit Timers with Auto-ReloadTMR2H Clock Source T2ML T2XCLK Timer 2 Capture Mode T2SPLIT = ‘0’ Timer 2 Capture Mode T2SPLIT = ‘1’ TF2H TF2L TF2LEN T2CE T2SPLIT TR2 T2CSS T2XCLK SFR Definition 21.8. TMR2CN Timer 2 Control SFR Definition 21.12. TMR2H Timer 2 High Byte SFR Definition 21.11. TMR2L Timer 2 Low Byte Timer 3 16-Bit Mode Block Diagram TMR3H Clock Source T3MH T3XCLKT3ML T3XCLK TMR3L Clock Source USB Start-of-Frame Capture 10. Timer 3 Capture Mode T3SPLIT = ‘0’ 11. Timer 3 Capture Mode T3SPLIT = ‘1’ TF3H TF3L TF3LEN T3CE T3SPLIT TR3 T3CSS T3XCLK SFR Definition 21.13. TMR3CN Timer 3 Control SFR Definition 21.17. TMR3H Timer 3 High Byte SFR Definition 21.16. TMR3L Timer 3 Low Byte Programmable Counter Array PCA0 PCA Timebase Input Options PCA Counter/TimerCPS2 CPS1 CPS0 Timebase Operation Mode PCA0CPM Register Settings for PCA Capture/Compare ModulesCapture/Compare Modules PWM16 Ecom Capp Capn MAT TOG Eccf Edge-triggered Capture Mode PCA Capture Mode Diagram Software Timer Compare Mode PCA Software Timer Mode Diagram High Speed Output Mode PCA High Speed Output Mode Diagram Equation 22.1. Square Wave Frequency Output Frequency Output Mode Equation 22.2 -Bit PWM Duty Cycle Bit Pulse Width Modulator Mode Equation 22.3 -Bit PWM Duty Cycle PCA 16-Bit PWM Mode Watchdog Timer Operation Watchdog Timer Mode Watchdog Timer Timeout Intervals1 Equation 22.4. Watchdog Timer Offset in PCA ClocksWatchdog Timer Usage PCA0CPL4 CCF4 CCF3 CCF2 CCF1 CCF0 Register Descriptions for PCASFR Definition 22.1. PCA0CN PCA Control Cidl Wdte Wdlck CPS2 CPS1 CPS0 ECF SFR Definition 22.2. PCA0MD PCA Mode SFR Definition 22.3. PCA0CPMn PCA Capture/Compare Mode SFR Definition 22.6. PCA0CPLn PCA Capture Module Low Byte SFR Definition 22.4. PCA0L PCA Counter/Timer Low ByteSFR Definition 22.5. PCA0H PCA Counter/Timer High Byte SFR Definition 22.7. PCA0CPHn PCA Capture Module High Byte 23.1. C2 Interface Registers 23. C2 InterfaceC2 Register Definition 23.1. C2ADD C2 Address C2 Register Definition 23.2. Deviceid C2 Device ID C2 Register Definition 23.3. Revid C2 Revision ID Code Command Typical C2 Pin Sharing 23.2. C2 Pin Sharing Contact Information