C8051F340/1/2/3/4/5/6/7 |
|
9.3. Interrupt Handler | 87 |
9.3.1. MCU Interrupt Sources and Vectors | 87 |
9.3.2. External Interrupts | 87 |
9.3.3. Interrupt Priorities | 88 |
9.3.4. Interrupt Latency | 88 |
9.3.5. Interrupt Register Descriptions | 89 |
9.4. Power Management Modes | 96 |
9.4.1. Idle Mode | 96 |
9.4.2. Stop Mode | 96 |
10.Prefetch Engine | 99 |
11.Reset Sources | 101 |
102 | |
103 | |
11.3.External Reset | 104 |
11.4.Missing Clock Detector Reset | 104 |
11.5.Comparator0 Reset | 104 |
11.6.PCA Watchdog Timer Reset | 104 |
11.7.Flash Error Reset | 104 |
11.8.Software Reset | 105 |
11.9.USB Reset | 105 |
12. Flash Memory | 109 |
12.1.Programming The Flash Memory | 109 |
12.1.1.Flash Lock and Key Functions | 109 |
12.1.2.Flash Erase Procedure | 109 |
12.1.3.Flash Write Procedure | 110 |
111 | |
12.3.Security Options | 111 |
13. External Data Memory Interface and | 117 |
13.1.Accessing XRAM | 117 |
117 | |
117 | |
13.2.Accessing USB FIFO Space | 118 |
13.3.Configuring the External Memory Interface | 119 |
13.4.Port Configuration | 119 |
13.5.Multiplexed and | 122 |
13.5.1.Multiplexed Configuration | 122 |
123 | |
13.6.Memory Mode Selection | 123 |
13.6.1.Internal XRAM Only | 124 |
13.6.2.Split Mode without Bank Select | 124 |
13.6.3.Split Mode with Bank Select | 125 |
13.6.4.External Only | 125 |
13.7.Timing | 125 |
127 | |
13.7.2.Multiplexed Mode | 130 |
4 | Rev. 0.5 |