Timer 3 Capture Mode T3SPLIT = ‘0’ | Silicon Laboratories C8051F343

C8051F340/1/2/3/4/5/6/7

21.3.3. USB Start-of-Frame Capture

When T3CE = ‘1’, Timer 3 will operate in one of two special capture modes. The capture event can be selected between a USB Start-of-Frame (SOF) capture, and a Low-Frequency Oscillator (LFO) Rising Edge capture, using the T3CSS bit. The USB SOF capture mode can be used to calibrate the system clock or external oscillator against the known USB host SOF clock. The LFO rising-edge capture mode can be used to calibrate the internal Low-Frequency Oscillator against the internal High-Frequency Oscillator or an external clock source. When T3SPLIT = ‘0’, Timer 3 counts up and overflows from 0xFFFF to 0x0000. Each time a capture event is received, the contents of the Timer 3 registers (TMR3H:TMR3L) are latched into the Timer 3 Reload registers (TMR3RLH:TMR3RLL). A Timer 3 interrupt is generated if enabled.

TMR3CN

T	T	T	T	T	T	T	T
F	F	F	3	3	R	3	3
3	3	3	C	S	3	C	X
H	L	L	E	P		S	C
		E		L		S	L
		N		I			K
				T

CKCON

T T T T T T S S 3 3 2 2 1 0 C C M M M M M M A A

H L H L 1 0

	SYSCLK / 12	0
		0	TR3	TCLK
	External Clock / 8	1	TR3	TCLK	TMR3L	TMR3H
					TMR3L	TMR3H

	SYSCLK	1
	USB Start-of-Frame (SOF)		0
				Capture	TMR3RLL	TMR3RLH
					TMR3RLL	TMR3RLH
	Low-Frequency Oscillator		1
		Falling Edge	1
		Falling Edge
			T3CSS	Enable	Interrupt
			T3CSS	Enable

To ADC

Figure 21.10. Timer 3 Capture Mode (T3SPLIT = ‘0’)

Rev. 0.5

259

Image 259

Silicon Laboratories C8051F343, C8051F347, C8051F346 Timer 3 Capture Mode T3SPLIT = ‘0’, USB Start-of-Frame Capture

Contents

Precision Internal Oscillators Full Speed USB Flash MCU FamilyHIGH-SPEED Controller Core Rev Table Of Contents Flash Memory 109 Prefetch Engine Reset Sources 101External Data Memory Interface and On-Chip Xram 117 SMBus 193 Oscillators 135Port Input/Output 147 Universal Serial Bus Controller USB0 163 Enhanced Serial Peripheral Interface SPI0 229 Timers 243UART0 211 UART1 C8051F340/1/4/5 Only 219 23. C2 Interface 279 Programmable Counter Array PCA0 263Contact Information 282 C8051F340/1/2/3/4/5/6/7 Absolute Maximum Ratings List of Figures and TablesVoltage Reference Oscillators Prefetch Engine Reset SourcesFlash Memory External Data Memory Interface and On-Chip Xram Enhanced Serial Peripheral Interface SPI0 SMBusUART0 UART1 C8051F340/1/4/5 Only Programmable Counter Array PCA0 Timers23.C2 Interface List of Registers C8051F340/1/2/3/4/5/6/7 C8051F340/1/2/3/4/5/6/7 C8051F340/1/2/3/4/5/6/7 System Overview LQFP32 Product Selection GuideRAM TQFP48 C8051F340/1/4/5 Block Diagram C8051F342/3/6/7 Block Diagram Improved Throughput Additional FeaturesCIP-51 Microcontroller Core Fully 8051 Compatible On-Chip Clock and Reset On-Chip Memory Map for 64kB Devices C8051F340/2/4/6 On-Chip Memory Universal Serial Bus Controller USB Controller Block Diagram On-Chip Debug Circuitry Voltage Regulator Programmable Digital I/O and Crossbar Digital Crossbar Diagram Programmable Counter Array Serial Ports Bit Analog to Digital Converter Bit ADC Block Diagram 10. Comparator0 Block Diagram Parameter Conditions Min Typ Max Units Absolute Maximum RatingsGND TBD Global DC Electrical Characteristics Index to Electrical Characteristics Tables Table Title Pin Definitions for the C8051F340/1/2/3/4/5/6/7 Pinout and Package DefinitionsName Pin Numbers Type Description 48-pin 32-pin C8051F340/1/2/3/4/5/6/7 C8051F340/1/2/3/4/5/6/7 C8051F340/1/4/5 Top View TQFP-48 Package DimensionsMIN TYP MAX GND VDD Regin Vbus LQFP-32 Pinout Diagram Top View LQFP-32 LQFP-32 Package Diagram C8051F340/1/2/3/4/5/6/7 Bit ADC ADC0 ADC0 Functional Block Diagram Vref Analog Multiplexer Temperature Sensor Transfer Function Temperature Sensor Temperature degrees C Starting a Conversion Modes of Operation Tracking Modes Bit ADC Track and Conversion Example Timing Equation 5.1. ADC0 Settling Time Requirements Differential Mode Single-Ended ModeSettling Time Requirements Reserved SFR Definition 5.1. AMX0P AMUX0 Positive Channel SelectAMX0P4 AMX0P3 AMX0P2 AMX0P1 AMX0P0 AMX0P4-0 ADC0 Positive Input Pin Package AMX0N4 AMX0N3 AMX0N2 AMX0N1 AMX0N0 SFR Definition 5.2. AMX0N AMUX0 Negative Channel SelectAMX0N4-0 ADC0 Negative Input Pin Package AD0SC4 AD0SC3 AD0SC2 AD0SC1 AD0SC0 AD0LJST SFR Definition 5.3. ADC0CF ADC0 ConfigurationSFR Definition 5.4. ADC0H ADC0 Data Word MSB SFR Definition 5.5. ADC0L ADC0 Data Word LSB AD0EN AD0TM AD0INT AD0BUSY AD0WINT AD0CM2 AD0CM1 AD0CM0 SFR Definition 5.6. ADC0CN ADC0 Control SFR Definition 5.8. ADC0GTL ADC0 Greater-Than Data Low Byte Programmable Window Detector SFR Definition 5.10. ADC0LTL ADC0 Less-Than Data Low Byte SFR Definition 5.9. ADC0LTH ADC0 Less-Than Data High Byte ADC Window Compare Example Right-Justified Single-Ended Data Window Detector In Single-Ended Mode ADC Window Compare Example Right-Justified Differential Data Window Detector In Differential Mode Conversion Rate ADC0 Electrical CharacteristicsAnalog Inputs Voltage Reference Voltage Reference Functional Block Diagram External Reference Refbe = Voltage Reference Electrical CharacteristicsSFR Definition 6.1. REF0CN Reference Control Refsl Tempe Biase Refbe Comparators Comparator Functional Block Diagram Comparator Hysteresis Plot CP0EN CP0OUT CP0RIF CP0FIF CP0HYP1 CP0HYP0 CP0HYN1 CP0HYN0 SFR Definition 7.1. CPT0CN Comparator0 Control CMX0P1 CMX0P0 SFR Definition 7.2. CPT0MX Comparator0 MUX SelectionCMX0N1 CMX0N0 Negative Input Pin Package CP0MD1 CP0MD0 SFR Definition 7.3. CPT0MD Comparator0 Mode SelectionCP0RIE CP0FIE CP0MD1 CP0MD0 Mode CP1EN CP1OUT CP1RIF CP1FIF SFR Definition 7.4. CPT1CN Comparator1 Control CMX1P2 CMX1P1 CMX1P0 SFR Definition 7.5. CPT1MX Comparator1 MUX SelectionCMX1N2 CMX1N1 CMX1N0 CMX1P2 CMX1P1 CMX1P0 CMX1N2 CMX1N1 CMX1N0 CP1 Response Time SFR Definition 7.6. CPT1MD Comparator1 Mode SelectionCP1RIE CP1FIE CP1MD1 CP1MD0 CP1MD1 CP1MD0 Comparator Electrical Characteristics Vbus Detection Regulator Mode SelectionVoltage Regulator Electrical Specifications Voltage Regulator REG0 REG0 Configuration USB Bus-Powered REG0 Configuration USB Self-Powered, Regulator Disabled Regdis Vbstat Vbpol Regmod SFR Definition 8.1. REG0CN Voltage Regulator Control CIP-51 Microcontroller CIP-51 Block Diagram Instruction and CPU Timing Instruction SetPerformance Movx Instruction and Program Memory CIP-51 Instruction Set SummaryLogical Operations Data Transfer Mnemonic Description Bytes Clock Cycles Program Branching Boolean Manipulation C8051F340/1/2/3/4/5/6/7 Program Memory Memory Organization Stack Data MemoryGeneral Purpose Registers Bit Addressable Locations Special Function Registers Special Function Register SFR Memory Map Register Address Description Special Function RegistersADC0L REF0CN PSW SPI0CN Register Descriptions SFR Definition 9.1. DPL Data Pointer Low ByteSFR Definition 9.2. DPH Data Pointer High Byte SFR Definition 9.3. SP Stack Pointer Register Bank Address SFR Definition 9.4. PSW Program Status WordSFR Definition 9.5. ACC Accumulator RS1 RS0 External Interrupts SFR Definition 9.6. B B RegisterInterrupt Handler MCU Interrupt Sources and Vectors IT1 IN1PL Interrupt PrioritiesInterrupt Latency IT0 IN0PL Interrupt Register Descriptions Interrupt Summary ESPI0 ET2 ES0 ET1 EX1 ET0 EX0 SFR Definition 9.7. IE Interrupt Enable PSPI0 PT2 PS0 PT1 PX1 PT0 PX0 SFR Definition 9.8. IP Interrupt Priority ET3 ECP1 ECP0 EPCA0 EADC0 EWADC0 EUSB0 ESMB0 SFR Definition 9.9. EIE1 Extended Interrupt Enable PT3 PCP1 PCP0 PPCA0 PADC0 PWADC0 PUSB0 PSMB0 SFR Definition 9.10. EIP1 Extended Interrupt Priority PS1 Pvbus SFR Definition 9.11. EIE2 Extended Interrupt EnableSFR Definition 9.12. EIP2 Extended Interrupt Priority ES1 Evbus IN0SL2-0 INT0 Port Pin SFR Definition 9.13. IT01CF INT0/INT1 ConfigurationIN1PL IN1SL2 IN1SL1 IN1SL0 IN0PL IN0SL2 IN0SL1 IN0SL0 IN1SL2-0 INT1 Port Pin Idle Mode Power Management ModesStop Mode GF5 GF4 GF3 GF2 GF1 GF0 Stop Idle SFR Definition 9.14. Pcon Power Control C8051F340/1/2/3/4/5/6/7 SFR Definition 10.1. PFE0CN Prefetch Engine Control Prefetch EnginePfen Flbwe 100 Reset Sources Power-On and VDD Monitor Reset Timing Power-On Reset SFR Definition 11.1. VDM0CN VDD Monitor Control Power-Fail Reset / VDD MonitorVdmen PCA Watchdog Timer Reset External ResetMissing Clock Detector Reset Comparator0 Reset USB Reset Software Reset Usbrsf Ferror C0RSEF Swrsf Wdtrsf Mcdrsf Porsf Pinrsf SFR Definition 11.2. Rstsrc Reset Source Reset Electrical Characteristics 108 Flash Lock and Key Functions Flash Erase ProcedureFlash Memory Programming The Flash Memory Flash Write Procedure Non-volatile Data Storage Flash Electrical CharacteristicsSecurity Options Flash Program Memory Map and Security Byte Accessing Flash from the C2 debug interface SFR Definition 12.2. Flkey Flash Lock and Key SFR Definition 12.1. Psctl Program Store R/W ControlPswe Fose SFR Definition 12.3. Flscl Flash ScaleFlrt 116 External Data Memory Interface and On-Chip Xram Accessing XramBit Movx Example USB Fifo Space Accessing USB Fifo Space Port Configuration Configuring the External Memory Interface PGSEL7 PGSEL6 PGSEL5 PGSEL4 PGSEL3 PGSEL2 PGSEL1 PGSEL0 Usbfae EMD2 EMD1 EMD0 EALE1 EALE0 SFR Definition 13.2. EMI0CF External Memory Configuration Multiplexed and Non-multiplexed Selection Multiplexed Configuration Non-multiplexed Configuration Non-multiplexed Configuration Example Memory Mode Selection Internal Xram Only Split Mode without Bank Select Timing Split Mode with Bank SelectExternal Only EAS1 EAS0 ERW3 EWR2 EWR1 EWR0 EAH1 EAH0 SFR Definition 13.3. EMI0TC External Memory Timing Control Emif Read Data Non-multiplexed ModeBit Movx EMI0CF42 = ‘101’, ‘110’, or ‘111’ Emif Write Data Bit Movx without Bank Select EMI0CF42 = ‘101’ or ‘111’ Non-multiplexed 8-bit Movx without Bank Select Timing Bit Movx with Bank Select EMI0CF42 = ‘110’ Non-multiplexed 8-bit Movx with Bank Select Timing Bit Movx EMI0CF42 = ‘001’, ‘010’, or ‘011’ Multiplexed Mode Bit Movx without Bank Select EMI0CF42 = ‘001’ or ‘011’ Multiplexed 8-bit Movx without Bank Select Timing Bit Movx with Bank Select EMI0CF42 = ‘010’ 10. Multiplexed 8-bit Movx with Bank Select Timing Parameter Description Min Max Units AC Parameters for External Memory Interface 134 Oscillators Oscillator Diagram Ioscen Ifrdy Suspend IFCN1 IFCN0 Internal H-F Oscillator Suspend ModeProgrammable Internal High-Frequency H-F Oscillator SFR Definition 14.1. Oscicn Internal H-F Oscillator Control Calibrating the Internal L-F Oscillator Programmable Internal Low-Frequency L-F OscillatorOsccal Osclen Osclrdy OSCLF3 OSCLF2 OSCLF1 OSCLF0 OSCLD1 OSCLD0 SFR Definition 14.3. Osclcn Internal L-F Oscillator Control External Oscillator Drive Circuit Clocking Timers Directly Through the External OscillatorExternal Crystal Example External Capacitor Example External RC Example Xtlvld XOSCMD2 XOSCMD1 XOSCMD0 XFCN2 XFCN1 XFCN0 SFR Definition 14.4. Oscxcn External Oscillator ControlXfcn Mulsel Clock MultiplierSFR Definition 14.5. Clkmul Clock Multiplier Control Mulen Mulinit Mulrdy Mulsel System Clock Selection External Oscillator Clock SignalInternal Oscillator Clock Signal System and USB Clock Selection Clksl SFR Definition 14.6. Clksel Clock SelectUsbclk Clksl Usbclk External USB Clock Requirements Oscillator Electrical Characteristics 146 Port Input/Output Port I/O Functional Block Diagram Port 0 through Port Port I/O Cell Block Diagram Priority Crossbar Decoder Crossbar Priority Decoder with No Pins Skipped Crossbar Priority Decoder with Crystal Pins Skipped Port I/O Initialization CP1AE CP1E CP0AE CP0E Syscke SMB0E SPI0E URT0E SFR Definition 15.1. XBR0 Port I/O Crossbar Register URT1E SFR Definition 15.2. XBR1 Port I/O Crossbar RegisterSFR Definition 15.3. XBR2 Port I/O Crossbar Register Weakpud Xbare T1E T0E Ecie PCA0ME General Purpose Port I/O SFR Definition 15.5. P0MDIN Port0 Input ModeSFR Definition 15.4. P0 Port0 Latch SFR Definition 15.7. P0SKIP Port0 Skip SFR Definition 15.6. P0MDOUT Port0 Output Mode SFR Definition 15.10. P1MDOUT Port1 Output Mode SFR Definition 15.9. P1MDIN Port1 Input ModeSFR Definition 15.8. P1 Port1 Latch SFR Definition 15.11. P1SKIP Port1 Skip SFR Definition 15.13. P2MDIN Port2 Input ModeSFR Definition 15.12. P2 Port2 Latch SFR Definition 15.15. P2SKIP Port2 Skip SFR Definition 15.14. P2MDOUT Port2 Output Mode SFR Definition 15.18. P3MDOUT Port3 Output Mode SFR Definition 15.17. P3MDIN Port3 Input ModeSFR Definition 15.16. P3 Port3 Latch SFR Definition 15.20. P4 Port4 Latch SFR Definition 15.19. P3SKIP Port3 Skip SFR Definition 15.22. P4MDOUT Port4 Output Mode SFR Definition 15.21. P4MDIN Port4 Input Mode Port I/O DC Electrical Characteristics Universal Serial Bus Controller USB0 USB0 Block Diagram Endpoint Associated Pipes USB Protocol Address Endpoint AddressingEndpoint Addressing Scheme USB Transceiver Pren Phyen Speed PHYTST1 PHYTST0 Dfrec SFR Definition 16.1. USB0XCN USB0 Transceiver ControlPHYTST10 USB0 Register Access Scheme USB Register Access Busy Autord Usbaddr SFR Definition 16.2. USB0ADR USB0 Indirect Address SFR Definition 16.3. USB0DAT USB0 Data USB Register Definition 16.4. Index USB0 Endpoint Index USB0 Controller RegistersIndex CRE Crssen Crlow USB Clock ConfigurationUSB Register Definition 16.5. Clkrec Clock Recovery Control Communication Speed USB Clock 4x Clock Multiplier Input Fifo Management Fifo Split Mode Fifodata Fifo ConfigurationsFifo Access Fifo Double Buffering Function Addressing Function Configuration and ControlUSB Register Definition 16.7. Faddr USB0 Function Address 174 Isoud Usbinh Usbrst Resume Susmd Susen USB Register Definition 16.8. Power USB0 Power Interrupts USB Register Definition 16.9. Framel USB0 Frame Number Low OUT3 OUT2 OUT1 IN3 IN2 IN1 EP0 SOF Rstint Rsuint Susint USB Register Definition 16.13. Cmint USB0 Common Interrupt OUT3E OUT2E OUT1E IN3E IN2E IN1E EP0E Endpoint0 Serial Interface EngineSofe Rstinte Rsuinte Susinte Endpoint0 in Transactions Endpoint0 Setup Transactions Endpoint0 OUT Transactions Ssuend Soprdy Sdstl Suend Dataend Ststl Inprdy Oprdy USB Register Definition 16.17. E0CSR USB0 Endpoint0 ControlSsuend Endpoints1-3 in Interrupt or Bulk Mode Configuring Endpoints1-3Controlling Endpoints1-3 Endpoints1-3 in Isochronous Mode A packet being transmitted Clrdt Ststl Sdstl Flush Undrun Fifone Inprdy Controlling Endpoints1-3 OUT Endpoints1-3 OUT Interrupt or Bulk ModeDbien ISO Dirsel Fcdt Split Endpoints1-3 OUT Isochronous Mode Clrdt Ststl Sdstl Flush Daterr Ovrun Fifoful Oprdy Eocl Dboen ISOE0CH Receiver USB Transceiver Electrical Characteristics 192 SMBus SMBus Block Diagram Supporting Documents SMBus Configuration Arbitration SMBus Transaction Clock Low Extension Using the SMBusSCL Low Timeout SCL High SMBus Free Timeout Tion Register on Equation 17.2. Typical SMBus Bit Rate SMBus Configuration RegisterSMBus Clock Source Selection Equation 17.1. Minimum SCL High and Low Times Minimum SDA Setup Time Minimum SDA Hold Time Minimum SDA Setup and Hold TimesExthold Ensmb INH Busy Exthold Smbtoe Smbfte SMBCS1 SMBCS0 SFR Definition 17.1. SMB0CF SMBus Clock/Configuration SMB0CN Control Register Master Txmode STA STO Ackrq Arblost ACK SFR Definition 17.2. SMB0CN SMBus Control Sources for Hardware Changes to SMB0CN Bit Set by Hardware When Cleared by Hardware When Data Register Master Transmitter ModeSFR Definition 17.3. SMB0DAT SMBus Data SMBus Transfer Modes Typical Master Transmitter Sequence Typical Master Receiver Sequence Master Receiver Mode Typical Slave Receiver Sequence Slave Receiver Mode Typical Slave Transmitter Sequence SMBus Status Decoding Slave Transmitter Mode Current SMbus State Typical Response Options Values ReadStart Slave byte was transmitted No action required expect UART0 UART0 Block Diagram Equation 18.1. UART0 Baud Rate Enhanced Baud Rate GenerationOperational Modes Bit Uart Uart Interconnect Diagram Bit Uart Timing Diagram Multiprocessor Communications Master Slave Device S0MODE MCE0 REN0 SFR Definition 18.1. SCON0 Serial Port 0 ControlTI0 RI0 SFR Definition 18.2. SBUF0 Serial UART0 Port Data Buffer Rate bps Factor Select Target Actual Baud Oscillator Timer ClockT1M Timer Baud Rate Error Divide Source Pre-scale SCA1-SCA0 UART1 C8051F340/1/4/5 Only UART1 Block Diagram SBRLH1SBRLL1 Baud Rate Generator Settings for Standard Baud RatesBaud Rate Generator Equation 19.1. UART1 Baud Rate UART1 Timing Without Parity or Extra Bit Data Format Data Transmission Configuration and OperationData Reception Multiprocessor Communications OVR1 PERR1 THRE1 REN1 TBX1 RBX1 TI1 RI1 SFR Definition 19.1. SCON1 UART1 ControlFifo MCE1 S1PT1 S1PT0 PE1 S1DL1 S1DL0 XBE1 SBL1 SFR Definition 19.2. SMOD1 UART1 Mode SB1RUN SFR Definition 19.3. SBUF1 UART1 Data BufferSB1PS1 SB1PS0 Rev 227 228 Enhanced Serial Peripheral Interface SPI0 SPI Block Diagram Serial Clock SCK Signal DescriptionsMaster Out, Slave In Mosi Master In, Slave Out Miso SPI0 Master Mode Operation Multiple-Master Mode Connection Diagram SPI0 Interrupt Sources SPI0 Slave Mode Operation Serial Clock Timing Master Mode Data/Clock Timing Slave Mode Data/Clock Timing Ckpha = SPI Special Function Registers SFR Definition 20.1. SPI0CFG SPI0 ConfigurationSpibsy Msten Ckpha Ckpol Slvsel Nssin Srmt Rxbmt Spif Wcol Modf Rxovrn NSSMD1 NSSMD0 Txbmt Spien SFR Definition 20.2. SPI0CN SPI0 Control SFR Definition 20.4. SPI0DAT SPI0 Data SFR Definition 20.3. SPI0CKR SPI0 Clock RateSCR7 SCR6 SCR5 SCR4 SCR3 SCR2 SCR1 SPI Master Timing Ckpha = 10. SPI Slave Timing Ckpha = SPI Slave Timing Parameters Slave Mode Timing* See FigureOnly 242 Timer 0 and Timer 1 Modes Timer 2 Modes Timer 3 Modes TimersTimer 0 and Timer Mode 0 13-bit Counter/Timer Counter/Timer Mode 1 16-bit Counter/TimerTR0 GATE0 INT0 Mode 2 8-bit Counter/Timer with Auto-Reload T0 Mode 2 Block Diagram Mode 3 Two 8-bit Counter/Timers Timer 0 Only T0 Mode 3 Block Diagram TF1 TR1 TF0 TR0 IE1 IT1 IE0 IT0 SFR Definition 21.1. Tcon Timer Control T1M1 T1M0 SFR Definition 21.2. Tmod Timer ModeGATE1 GATE0 Prescaled Clock SFR Definition 21.3. Ckcon Clock ControlT3MH T3ML T2MH T2ML T1M T0M SCA1 SCA0 SCA1 SCA0 SFR Definition 21.7. TH1 Timer 1 High Byte SFR Definition 21.4. TL0 Timer 0 Low ByteSFR Definition 21.5. TL1 Timer 1 Low Byte SFR Definition 21.6. TH0 Timer 0 High Byte Bit Timer with Auto-Reload Timer T2ML T2XCLK Bit Timers with Auto-ReloadT2MH T2XCLK TMR2H Clock Source Timer 2 Capture Mode T2SPLIT = ‘0’ Timer 2 Capture Mode T2SPLIT = ‘1’ TF2H TF2L TF2LEN T2CE T2SPLIT TR2 T2CSS T2XCLK SFR Definition 21.8. TMR2CN Timer 2 Control SFR Definition 21.12. TMR2H Timer 2 High Byte SFR Definition 21.11. TMR2L Timer 2 Low Byte Timer 3 16-Bit Mode Block Diagram TMR3L Clock Source T3MH T3XCLKTMR3H Clock Source T3ML T3XCLK USB Start-of-Frame Capture 10. Timer 3 Capture Mode T3SPLIT = ‘0’ 11. Timer 3 Capture Mode T3SPLIT = ‘1’ TF3H TF3L TF3LEN T3CE T3SPLIT TR3 T3CSS T3XCLK SFR Definition 21.13. TMR3CN Timer 3 Control SFR Definition 21.17. TMR3H Timer 3 High Byte SFR Definition 21.16. TMR3L Timer 3 Low Byte Programmable Counter Array PCA0 Timebase PCA Counter/TimerPCA Timebase Input Options CPS2 CPS1 CPS0 PWM16 Ecom Capp Capn MAT TOG Eccf PCA0CPM Register Settings for PCA Capture/Compare ModulesOperation Mode Capture/Compare Modules Edge-triggered Capture Mode PCA Capture Mode Diagram Software Timer Compare Mode PCA Software Timer Mode Diagram High Speed Output Mode PCA High Speed Output Mode Diagram Equation 22.1. Square Wave Frequency Output Frequency Output Mode Equation 22.2 -Bit PWM Duty Cycle Bit Pulse Width Modulator Mode Equation 22.3 -Bit PWM Duty Cycle PCA 16-Bit PWM Mode Watchdog Timer Operation Watchdog Timer Mode PCA0CPL4 Equation 22.4. Watchdog Timer Offset in PCA ClocksWatchdog Timer Timeout Intervals1 Watchdog Timer Usage SFR Definition 22.1. PCA0CN PCA Control Register Descriptions for PCACCF4 CCF3 CCF2 CCF1 CCF0 Cidl Wdte Wdlck CPS2 CPS1 CPS0 ECF SFR Definition 22.2. PCA0MD PCA Mode SFR Definition 22.3. PCA0CPMn PCA Capture/Compare Mode SFR Definition 22.5. PCA0H PCA Counter/Timer High Byte SFR Definition 22.4. PCA0L PCA Counter/Timer Low ByteSFR Definition 22.6. PCA0CPLn PCA Capture Module Low Byte SFR Definition 22.7. PCA0CPHn PCA Capture Module High Byte C2 Register Definition 23.2. Deviceid C2 Device ID 23. C2 Interface23.1. C2 Interface Registers C2 Register Definition 23.1. C2ADD C2 Address C2 Register Definition 23.3. Revid C2 Revision ID Code Command Typical C2 Pin Sharing 23.2. C2 Pin Sharing Contact Information