C8051F340/1/2/3/4/5/6/7

Table 9.1. CIP-51 Instruction Set Summary (Continued)

Mnemonic

Description

Bytes

Clock

Cycles

 

 

 

ORL A, direct

OR direct byte to A

2

2

ORL A, @Ri

OR indirect RAM to A

1

2

ORL A, #data

OR immediate to A

2

2

ORL direct, A

OR A to direct byte

2

2

ORL direct, #data

OR immediate to direct byte

3

3

XRL A, Rn

Exclusive-OR Register to A

1

1

XRL A, direct

Exclusive-OR direct byte to A

2

2

XRL A, @Ri

Exclusive-OR indirect RAM to A

1

2

XRL A, #data

Exclusive-OR immediate to A

2

2

XRL direct, A

Exclusive-OR A to direct byte

2

2

XRL direct, #data

Exclusive-OR immediate to direct byte

3

3

CLR A

Clear A

1

1

CPL A

Complement A

1

1

RL A

Rotate A left

1

1

RLC A

Rotate A left through Carry

1

1

RR A

Rotate A right

1

1

RRC A

Rotate A right through Carry

1

1

SWAP A

Swap nibbles of A

1

1

 

Data Transfer

 

 

MOV A, Rn

Move Register to A

1

1

MOV A, direct

Move direct byte to A

2

2

MOV A, @Ri

Move indirect RAM to A

1

2

MOV A, #data

Move immediate to A

2

2

MOV Rn, A

Move A to Register

1

1

MOV Rn, direct

Move direct byte to Register

2

2

MOV Rn, #data

Move immediate to Register

2

2

MOV direct, A

Move A to direct byte

2

2

MOV direct, Rn

Move Register to direct byte

2

2

MOV direct, direct

Move direct byte to direct byte

3

3

MOV direct, @Ri

Move indirect RAM to direct byte

2

2

MOV direct, #data

Move immediate to direct byte

3

3

MOV @Ri, A

Move A to indirect RAM

1

2

MOV @Ri, direct

Move direct byte to indirect RAM

2

2

MOV @Ri, #data

Move immediate to indirect RAM

2

2

MOV DPTR, #data16

Load DPTR with 16-bit constant

3

3

MOVC A, @A+DPTR

Move code byte relative DPTR to A

1

3

MOVC A, @A+PC

Move code byte relative PC to A

1

3

MOVX A, @Ri

Move external data (8-bit address) to A

1

3

MOVX @Ri, A

Move A to external data (8-bit address)

1

3

MOVX A, @DPTR

Move external data (16-bit address) to A

1

3

MOVX @DPTR, A

Move A to external data (16-bit address)

1

3

PUSH direct

Push direct byte onto stack

2

2

POP direct

Pop direct byte from stack

2

2

XCH A, Rn

Exchange Register with A

1

1

XCH A, direct

Exchange direct byte with A

2

2

 

 

 

 

76

Rev. 0.5

Page 76
Image 76
Silicon Laboratories C8051F340, C8051F347, C8051F346, C8051F341 Mnemonic Description Bytes Clock Cycles, Data Transfer