C8051F340/1/2/3/4/5/6/7
SFR Definition 14.2. OSCICL: Internal
R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
- | - | - |
|
| OSCCAL |
|
|
Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
Reset Value
Variable
SFR Address:
0xB3
These bits determine the internal
Note: The contents of this register are undefined when Clock Recovery is enabled. See Section “16.4. USB Clock Configuration” on page 170 for details on Clock Recovery.
14.2. Programmable Internal Low-Frequency (L-F) Oscillator
The C8051F340/1/2/3/4/5 devices include a programmable internal oscillator which operates at a nominal frequency of 80 kHz. The
14.2.1. Calibrating the Internal L-F Oscillator
Timers 2 and 3 include capture functions that can be used to capture the oscillator frequency, when run- ning from a known time base. When either Timer 2 or Timer 3 is configured for
Rev. 0.5 | 137 |