Endpoint Addressing | Silicon Laboratories C8051F340, C8051F347

C8051F340/1/2/3/4/5/6/7

16.1. Endpoint Addressing

A total of eight endpoint pipes are available. The control endpoint (Endpoint0) always functions as a bi-directional IN/OUT endpoint. The other endpoints are implemented as three pairs of IN/OUT endpoint pipes:

Table 16.1. Endpoint Addressing Scheme

	Endpoint	Associated Pipes	USB Protocol Address
	Endpoint0	Endpoint0 IN	0x00
		Endpoint0 OUT	0x00

	Endpoint1	Endpoint1 IN	0x81
		Endpoint1 OUT	0x01

	Endpoint2	Endpoint2 IN	0x82
		Endpoint2 OUT	0x02

	Endpoint3	Endpoint3 IN	0x83
		Endpoint3 OUT	0x03

16.2. USB Transceiver

The USB Transceiver is configured via the USB0XCN register shown in SFR Definition 16.1. This configu- ration includes Transceiver enable/disable, pull-up resistor enable/disable, and device speed selection (Full or Low Speed). When bit SPEED = ‘1’, USB0 operates as a Full Speed USB function, and the on-chip pull-up resistor (if enabled) appears on the D+ pin. When bit SPEED = ‘0’, USB0 operates as a Low Speed USB function, and the on-chip pull-up resistor (if enabled) appears on the D- pin. Bits4-0 of register USB0XCN can be used for Transceiver testing as described in SFR Definition 16.1. The pull-up resistor is enabled only when VBUS is present (see Section “8.2. VBUS Detection” on page 69 for details on VBUS detection).

Important Note: The USB clock should be active before the Transceiver is enabled.

164

Rev. 0.5

Image 164

Silicon Laboratories C8051F340, C8051F347, C8051F346, C8051F341, C8051F343 Endpoint Addressing Scheme, USB Transceiver

Contents

HIGH-SPEED Controller Core Full Speed USB Flash MCU FamilyPrecision Internal Oscillators Rev Table Of Contents External Data Memory Interface and On-Chip Xram 117 Prefetch Engine Reset Sources 101Flash Memory 109 Oscillators 135 Port Input/Output 147Universal Serial Bus Controller USB0 163 SMBus 193 Timers 243 UART0 211UART1 C8051F340/1/4/5 Only 219 Enhanced Serial Peripheral Interface SPI0 229 Contact Information 282 Programmable Counter Array PCA0 26323. C2 Interface 279 C8051F340/1/2/3/4/5/6/7 Voltage Reference List of Figures and TablesAbsolute Maximum Ratings Prefetch Engine Reset Sources Flash MemoryExternal Data Memory Interface and On-Chip Xram Oscillators SMBus UART0UART1 C8051F340/1/4/5 Only Enhanced Serial Peripheral Interface SPI0 23.C2 Interface TimersProgrammable Counter Array PCA0 List of Registers C8051F340/1/2/3/4/5/6/7 C8051F340/1/2/3/4/5/6/7 C8051F340/1/2/3/4/5/6/7 System Overview Product Selection Guide RAMTQFP48 LQFP32 C8051F340/1/4/5 Block Diagram C8051F342/3/6/7 Block Diagram Additional Features CIP-51 Microcontroller CoreFully 8051 Compatible Improved Throughput On-Chip Clock and Reset On-Chip Memory On-Chip Memory Map for 64kB Devices C8051F340/2/4/6 USB Controller Block Diagram Universal Serial Bus Controller Voltage Regulator On-Chip Debug Circuitry Digital Crossbar Diagram Programmable Digital I/O and Crossbar Serial Ports Programmable Counter Array Bit ADC Block Diagram Bit Analog to Digital Converter 10. Comparator0 Block Diagram GND Absolute Maximum RatingsParameter Conditions Min Typ Max Units Global DC Electrical Characteristics TBD Index to Electrical Characteristics Tables Table Title Name Pin Numbers Type Description 48-pin 32-pin Pinout and Package DefinitionsPin Definitions for the C8051F340/1/2/3/4/5/6/7 C8051F340/1/2/3/4/5/6/7 C8051F340/1/2/3/4/5/6/7 C8051F340/1/4/5 Top View MIN TYP MAX Package DimensionsTQFP-48 LQFP-32 Pinout Diagram Top View GND VDD Regin Vbus LQFP-32 Package Diagram LQFP-32 C8051F340/1/2/3/4/5/6/7 ADC0 Functional Block Diagram Bit ADC ADC0 Analog Multiplexer Vref Temperature Sensor Temperature Sensor Transfer Function Temperature degrees C Modes of Operation Starting a Conversion Bit ADC Track and Conversion Example Timing Tracking Modes Settling Time Requirements Differential Mode Single-Ended ModeEquation 5.1. ADC0 Settling Time Requirements SFR Definition 5.1. AMX0P AMUX0 Positive Channel Select AMX0P4 AMX0P3 AMX0P2 AMX0P1 AMX0P0AMX0P4-0 ADC0 Positive Input Pin Package Reserved AMX0N4-0 ADC0 Negative Input Pin Package SFR Definition 5.2. AMX0N AMUX0 Negative Channel SelectAMX0N4 AMX0N3 AMX0N2 AMX0N1 AMX0N0 SFR Definition 5.3. ADC0CF ADC0 Configuration SFR Definition 5.4. ADC0H ADC0 Data Word MSBSFR Definition 5.5. ADC0L ADC0 Data Word LSB AD0SC4 AD0SC3 AD0SC2 AD0SC1 AD0SC0 AD0LJST SFR Definition 5.6. ADC0CN ADC0 Control AD0EN AD0TM AD0INT AD0BUSY AD0WINT AD0CM2 AD0CM1 AD0CM0 Programmable Window Detector SFR Definition 5.8. ADC0GTL ADC0 Greater-Than Data Low Byte SFR Definition 5.9. ADC0LTH ADC0 Less-Than Data High Byte SFR Definition 5.10. ADC0LTL ADC0 Less-Than Data Low Byte Window Detector In Single-Ended Mode ADC Window Compare Example Right-Justified Single-Ended Data Window Detector In Differential Mode ADC Window Compare Example Right-Justified Differential Data Analog Inputs ADC0 Electrical CharacteristicsConversion Rate Voltage Reference Functional Block Diagram Voltage Reference Voltage Reference Electrical Characteristics SFR Definition 6.1. REF0CN Reference ControlRefsl Tempe Biase Refbe External Reference Refbe = Comparators Comparator Functional Block Diagram Comparator Hysteresis Plot SFR Definition 7.1. CPT0CN Comparator0 Control CP0EN CP0OUT CP0RIF CP0FIF CP0HYP1 CP0HYP0 CP0HYN1 CP0HYN0 SFR Definition 7.2. CPT0MX Comparator0 MUX Selection CMX0N1 CMX0N0Negative Input Pin Package CMX0P1 CMX0P0 SFR Definition 7.3. CPT0MD Comparator0 Mode Selection CP0RIE CP0FIE CP0MD1 CP0MD0Mode CP0MD1 CP0MD0 SFR Definition 7.4. CPT1CN Comparator1 Control CP1EN CP1OUT CP1RIF CP1FIF SFR Definition 7.5. CPT1MX Comparator1 MUX Selection CMX1N2 CMX1N1 CMX1N0 CMX1P2 CMX1P1 CMX1P0CMX1N2 CMX1N1 CMX1N0 CMX1P2 CMX1P1 CMX1P0 SFR Definition 7.6. CPT1MD Comparator1 Mode Selection CP1RIE CP1FIE CP1MD1 CP1MD0CP1MD1 CP1MD0 CP1 Response Time Comparator Electrical Characteristics Regulator Mode Selection Voltage Regulator Electrical SpecificationsVoltage Regulator REG0 Vbus Detection REG0 Configuration USB Bus-Powered REG0 Configuration USB Self-Powered, Regulator Disabled SFR Definition 8.1. REG0CN Voltage Regulator Control Regdis Vbstat Vbpol Regmod CIP-51 Block Diagram CIP-51 Microcontroller Performance Instruction SetInstruction and CPU Timing Logical Operations CIP-51 Instruction Set SummaryMovx Instruction and Program Memory Mnemonic Description Bytes Clock Cycles Data Transfer Boolean Manipulation Program Branching C8051F340/1/2/3/4/5/6/7 Memory Organization Program Memory Data Memory General Purpose RegistersBit Addressable Locations Stack Special Function Register SFR Memory Map Special Function Registers ADC0L Special Function RegistersRegister Address Description PSW REF0CN SPI0CN SFR Definition 9.1. DPL Data Pointer Low Byte SFR Definition 9.2. DPH Data Pointer High ByteSFR Definition 9.3. SP Stack Pointer Register Descriptions SFR Definition 9.4. PSW Program Status Word SFR Definition 9.5. ACC AccumulatorRS1 RS0 Register Bank Address SFR Definition 9.6. B B Register Interrupt HandlerMCU Interrupt Sources and Vectors External Interrupts Interrupt Priorities Interrupt LatencyIT0 IN0PL IT1 IN1PL Interrupt Summary Interrupt Register Descriptions SFR Definition 9.7. IE Interrupt Enable ESPI0 ET2 ES0 ET1 EX1 ET0 EX0 SFR Definition 9.8. IP Interrupt Priority PSPI0 PT2 PS0 PT1 PX1 PT0 PX0 SFR Definition 9.9. EIE1 Extended Interrupt Enable ET3 ECP1 ECP0 EPCA0 EADC0 EWADC0 EUSB0 ESMB0 SFR Definition 9.10. EIP1 Extended Interrupt Priority PT3 PCP1 PCP0 PPCA0 PADC0 PWADC0 PUSB0 PSMB0 SFR Definition 9.11. EIE2 Extended Interrupt Enable SFR Definition 9.12. EIP2 Extended Interrupt PriorityES1 Evbus PS1 Pvbus SFR Definition 9.13. IT01CF INT0/INT1 Configuration IN1PL IN1SL2 IN1SL1 IN1SL0 IN0PL IN0SL2 IN0SL1 IN0SL0IN1SL2-0 INT1 Port Pin IN0SL2-0 INT0 Port Pin Stop Mode Power Management ModesIdle Mode SFR Definition 9.14. Pcon Power Control GF5 GF4 GF3 GF2 GF1 GF0 Stop Idle C8051F340/1/2/3/4/5/6/7 Pfen Flbwe Prefetch EngineSFR Definition 10.1. PFE0CN Prefetch Engine Control 100 Reset Sources Power-On Reset Power-On and VDD Monitor Reset Timing Vdmen Power-Fail Reset / VDD MonitorSFR Definition 11.1. VDM0CN VDD Monitor Control External Reset Missing Clock Detector ResetComparator0 Reset PCA Watchdog Timer Reset Software Reset USB Reset SFR Definition 11.2. Rstsrc Reset Source Usbrsf Ferror C0RSEF Swrsf Wdtrsf Mcdrsf Porsf Pinrsf Reset Electrical Characteristics 108 Flash Erase Procedure Flash MemoryProgramming The Flash Memory Flash Lock and Key Functions Flash Write Procedure Security Options Flash Electrical CharacteristicsNon-volatile Data Storage Flash Program Memory Map and Security Byte Accessing Flash from the C2 debug interface Pswe SFR Definition 12.1. Psctl Program Store R/W ControlSFR Definition 12.2. Flkey Flash Lock and Key Flrt SFR Definition 12.3. Flscl Flash ScaleFose 116 Bit Movx Example Accessing XramExternal Data Memory Interface and On-Chip Xram Accessing USB Fifo Space USB Fifo Space Configuring the External Memory Interface Port Configuration PGSEL7 PGSEL6 PGSEL5 PGSEL4 PGSEL3 PGSEL2 PGSEL1 PGSEL0 SFR Definition 13.2. EMI0CF External Memory Configuration Usbfae EMD2 EMD1 EMD0 EALE1 EALE0 Multiplexed Configuration Multiplexed and Non-multiplexed Selection Non-multiplexed Configuration Example Memory Mode Selection Non-multiplexed Configuration Split Mode without Bank Select Internal Xram Only External Only Split Mode with Bank SelectTiming SFR Definition 13.3. EMI0TC External Memory Timing Control EAS1 EAS0 ERW3 EWR2 EWR1 EWR0 EAH1 EAH0 Non-multiplexed Mode Bit Movx EMI0CF42 = ‘101’, ‘110’, or ‘111’Emif Write Data Emif Read Data Non-multiplexed 8-bit Movx without Bank Select Timing Bit Movx without Bank Select EMI0CF42 = ‘101’ or ‘111’ Non-multiplexed 8-bit Movx with Bank Select Timing Bit Movx with Bank Select EMI0CF42 = ‘110’ Multiplexed Mode Bit Movx EMI0CF42 = ‘001’, ‘010’, or ‘011’ Multiplexed 8-bit Movx without Bank Select Timing Bit Movx without Bank Select EMI0CF42 = ‘001’ or ‘011’ 10. Multiplexed 8-bit Movx with Bank Select Timing Bit Movx with Bank Select EMI0CF42 = ‘010’ AC Parameters for External Memory Interface Parameter Description Min Max Units 134 Oscillator Diagram Oscillators Internal H-F Oscillator Suspend Mode Programmable Internal High-Frequency H-F OscillatorSFR Definition 14.1. Oscicn Internal H-F Oscillator Control Ioscen Ifrdy Suspend IFCN1 IFCN0 Osccal Programmable Internal Low-Frequency L-F OscillatorCalibrating the Internal L-F Oscillator SFR Definition 14.3. Osclcn Internal L-F Oscillator Control Osclen Osclrdy OSCLF3 OSCLF2 OSCLF1 OSCLF0 OSCLD1 OSCLD0 External Crystal Example Clocking Timers Directly Through the External OscillatorExternal Oscillator Drive Circuit External RC Example External Capacitor Example Xfcn SFR Definition 14.4. Oscxcn External Oscillator ControlXtlvld XOSCMD2 XOSCMD1 XOSCMD0 XFCN2 XFCN1 XFCN0 Clock Multiplier SFR Definition 14.5. Clkmul Clock Multiplier ControlMulen Mulinit Mulrdy Mulsel Mulsel External Oscillator Clock Signal Internal Oscillator Clock SignalSystem and USB Clock Selection System Clock Selection SFR Definition 14.6. Clksel Clock Select Usbclk ClkslUsbclk Clksl Oscillator Electrical Characteristics External USB Clock Requirements 146 Port I/O Functional Block Diagram Port 0 through Port Port Input/Output Port I/O Cell Block Diagram Crossbar Priority Decoder with No Pins Skipped Priority Crossbar Decoder Crossbar Priority Decoder with Crystal Pins Skipped Port I/O Initialization SFR Definition 15.1. XBR0 Port I/O Crossbar Register CP1AE CP1E CP0AE CP0E Syscke SMB0E SPI0E URT0E SFR Definition 15.2. XBR1 Port I/O Crossbar Register SFR Definition 15.3. XBR2 Port I/O Crossbar RegisterWeakpud Xbare T1E T0E Ecie PCA0ME URT1E SFR Definition 15.4. P0 Port0 Latch SFR Definition 15.5. P0MDIN Port0 Input ModeGeneral Purpose Port I/O SFR Definition 15.6. P0MDOUT Port0 Output Mode SFR Definition 15.7. P0SKIP Port0 Skip SFR Definition 15.8. P1 Port1 Latch SFR Definition 15.9. P1MDIN Port1 Input ModeSFR Definition 15.10. P1MDOUT Port1 Output Mode SFR Definition 15.12. P2 Port2 Latch SFR Definition 15.13. P2MDIN Port2 Input ModeSFR Definition 15.11. P1SKIP Port1 Skip SFR Definition 15.14. P2MDOUT Port2 Output Mode SFR Definition 15.15. P2SKIP Port2 Skip SFR Definition 15.16. P3 Port3 Latch SFR Definition 15.17. P3MDIN Port3 Input ModeSFR Definition 15.18. P3MDOUT Port3 Output Mode SFR Definition 15.19. P3SKIP Port3 Skip SFR Definition 15.20. P4 Port4 Latch SFR Definition 15.21. P4MDIN Port4 Input Mode SFR Definition 15.22. P4MDOUT Port4 Output Mode Port I/O DC Electrical Characteristics USB0 Block Diagram Universal Serial Bus Controller USB0 Endpoint Addressing Endpoint Addressing SchemeUSB Transceiver Endpoint Associated Pipes USB Protocol Address PHYTST10 SFR Definition 16.1. USB0XCN USB0 Transceiver ControlPren Phyen Speed PHYTST1 PHYTST0 Dfrec USB Register Access USB0 Register Access Scheme SFR Definition 16.2. USB0ADR USB0 Indirect Address Busy Autord Usbaddr SFR Definition 16.3. USB0DAT USB0 Data Index USB0 Controller RegistersUSB Register Definition 16.4. Index USB0 Endpoint Index USB Clock Configuration USB Register Definition 16.5. Clkrec Clock Recovery ControlCommunication Speed USB Clock 4x Clock Multiplier Input CRE Crssen Crlow Fifo Split Mode Fifo Management Fifo Configurations Fifo AccessFifo Double Buffering Fifodata USB Register Definition 16.7. Faddr USB0 Function Address Function Configuration and ControlFunction Addressing 174 USB Register Definition 16.8. Power USB0 Power Isoud Usbinh Usbrst Resume Susmd Susen USB Register Definition 16.9. Framel USB0 Frame Number Low Interrupts IN3 IN2 IN1 EP0 OUT3 OUT2 OUT1 USB Register Definition 16.13. Cmint USB0 Common Interrupt SOF Rstint Rsuint Susint IN3E IN2E IN1E EP0E OUT3E OUT2E OUT1E Sofe Rstinte Rsuinte Susinte Serial Interface EngineEndpoint0 Endpoint0 Setup Transactions Endpoint0 in Transactions Endpoint0 OUT Transactions Ssuend USB Register Definition 16.17. E0CSR USB0 Endpoint0 ControlSsuend Soprdy Sdstl Suend Dataend Ststl Inprdy Oprdy Controlling Endpoints1-3 Configuring Endpoints1-3Endpoints1-3 in Interrupt or Bulk Mode Endpoints1-3 in Isochronous Mode Clrdt Ststl Sdstl Flush Undrun Fifone Inprdy A packet being transmitted Dbien ISO Dirsel Fcdt Split Endpoints1-3 OUT Interrupt or Bulk ModeControlling Endpoints1-3 OUT Endpoints1-3 OUT Isochronous Mode Clrdt Ststl Sdstl Flush Daterr Ovrun Fifoful Oprdy E0CH Dboen ISOEocl USB Transceiver Electrical Characteristics Receiver 192 SMBus Block Diagram SMBus SMBus Configuration Supporting Documents SMBus Transaction Arbitration Using the SMBus SCL Low TimeoutSCL High SMBus Free Timeout Clock Low Extension Tion Register on SMBus Configuration Register SMBus Clock Source SelectionEquation 17.1. Minimum SCL High and Low Times Equation 17.2. Typical SMBus Bit Rate Exthold Minimum SDA Setup and Hold TimesMinimum SDA Setup Time Minimum SDA Hold Time SFR Definition 17.1. SMB0CF SMBus Clock/Configuration Ensmb INH Busy Exthold Smbtoe Smbfte SMBCS1 SMBCS0 SMB0CN Control Register SFR Definition 17.2. SMB0CN SMBus Control Master Txmode STA STO Ackrq Arblost ACK Bit Set by Hardware When Cleared by Hardware When Sources for Hardware Changes to SMB0CN Master Transmitter Mode SFR Definition 17.3. SMB0DAT SMBus DataSMBus Transfer Modes Data Register Typical Master Transmitter Sequence Master Receiver Mode Typical Master Receiver Sequence Slave Receiver Mode Typical Slave Receiver Sequence Slave Transmitter Mode Typical Slave Transmitter Sequence SMBus Status Decoding Start Values ReadCurrent SMbus State Typical Response Options Slave byte was transmitted No action required expect UART0 Block Diagram UART0 Operational Modes Enhanced Baud Rate GenerationEquation 18.1. UART0 Baud Rate Uart Interconnect Diagram Bit Uart Bit Uart Timing Diagram Multiprocessor Communications Master Slave Device TI0 RI0 SFR Definition 18.1. SCON0 Serial Port 0 ControlS0MODE MCE0 REN0 SFR Definition 18.2. SBUF0 Serial UART0 Port Data Buffer Target Actual Baud Oscillator Timer Clock T1M Timer Baud Rate Error Divide Source Pre-scaleSCA1-SCA0 Rate bps Factor Select UART1 Block Diagram UART1 C8051F340/1/4/5 Only Baud Rate Generator Settings for Standard Baud Rates Baud Rate GeneratorEquation 19.1. UART1 Baud Rate SBRLH1SBRLL1 Data Format UART1 Timing Without Parity or Extra Bit Data Reception Configuration and OperationData Transmission Multiprocessor Communications Fifo SFR Definition 19.1. SCON1 UART1 ControlOVR1 PERR1 THRE1 REN1 TBX1 RBX1 TI1 RI1 SFR Definition 19.2. SMOD1 UART1 Mode MCE1 S1PT1 S1PT0 PE1 S1DL1 S1DL0 XBE1 SBL1 SB1PS1 SB1PS0 SFR Definition 19.3. SBUF1 UART1 Data BufferSB1RUN Rev 227 228 SPI Block Diagram Enhanced Serial Peripheral Interface SPI0 Signal Descriptions Master Out, Slave In MosiMaster In, Slave Out Miso Serial Clock SCK SPI0 Master Mode Operation Multiple-Master Mode Connection Diagram SPI0 Slave Mode Operation SPI0 Interrupt Sources Master Mode Data/Clock Timing Serial Clock Timing Slave Mode Data/Clock Timing Ckpha = Spibsy Msten Ckpha Ckpol Slvsel Nssin Srmt Rxbmt SFR Definition 20.1. SPI0CFG SPI0 ConfigurationSPI Special Function Registers SFR Definition 20.2. SPI0CN SPI0 Control Spif Wcol Modf Rxovrn NSSMD1 NSSMD0 Txbmt Spien SCR7 SCR6 SCR5 SCR4 SCR3 SCR2 SCR1 SFR Definition 20.3. SPI0CKR SPI0 Clock RateSFR Definition 20.4. SPI0DAT SPI0 Data SPI Master Timing Ckpha = 10. SPI Slave Timing Ckpha = Only Slave Mode Timing* See FigureSPI Slave Timing Parameters 242 Timers Timer 0 and TimerMode 0 13-bit Counter/Timer Timer 0 and Timer 1 Modes Timer 2 Modes Timer 3 Modes TR0 GATE0 INT0 Mode 1 16-bit Counter/TimerCounter/Timer T0 Mode 2 Block Diagram Mode 2 8-bit Counter/Timer with Auto-Reload T0 Mode 3 Block Diagram Mode 3 Two 8-bit Counter/Timers Timer 0 Only SFR Definition 21.1. Tcon Timer Control TF1 TR1 TF0 TR0 IE1 IT1 IE0 IT0 SFR Definition 21.2. Tmod Timer Mode GATE1GATE0 T1M1 T1M0 SFR Definition 21.3. Ckcon Clock Control T3MH T3ML T2MH T2ML T1M T0M SCA1 SCA0SCA1 SCA0 Prescaled Clock SFR Definition 21.4. TL0 Timer 0 Low Byte SFR Definition 21.5. TL1 Timer 1 Low ByteSFR Definition 21.6. TH0 Timer 0 High Byte SFR Definition 21.7. TH1 Timer 1 High Byte Timer Bit Timer with Auto-Reload Bit Timers with Auto-Reload T2MH T2XCLKTMR2H Clock Source T2ML T2XCLK Timer 2 Capture Mode T2SPLIT = ‘0’ Timer 2 Capture Mode T2SPLIT = ‘1’ SFR Definition 21.8. TMR2CN Timer 2 Control TF2H TF2L TF2LEN T2CE T2SPLIT TR2 T2CSS T2XCLK SFR Definition 21.11. TMR2L Timer 2 Low Byte SFR Definition 21.12. TMR2H Timer 2 High Byte Timer 3 16-Bit Mode Block Diagram T3MH T3XCLK TMR3H Clock SourceT3ML T3XCLK TMR3L Clock Source 10. Timer 3 Capture Mode T3SPLIT = ‘0’ USB Start-of-Frame Capture 11. Timer 3 Capture Mode T3SPLIT = ‘1’ SFR Definition 21.13. TMR3CN Timer 3 Control TF3H TF3L TF3LEN T3CE T3SPLIT TR3 T3CSS T3XCLK SFR Definition 21.16. TMR3L Timer 3 Low Byte SFR Definition 21.17. TMR3H Timer 3 High Byte Programmable Counter Array PCA0 PCA Counter/Timer PCA Timebase Input OptionsCPS2 CPS1 CPS0 Timebase PCA0CPM Register Settings for PCA Capture/Compare Modules Operation ModeCapture/Compare Modules PWM16 Ecom Capp Capn MAT TOG Eccf PCA Capture Mode Diagram Edge-triggered Capture Mode PCA Software Timer Mode Diagram Software Timer Compare Mode PCA High Speed Output Mode Diagram High Speed Output Mode Frequency Output Mode Equation 22.1. Square Wave Frequency Output Bit Pulse Width Modulator Mode Equation 22.2 -Bit PWM Duty Cycle PCA 16-Bit PWM Mode Equation 22.3 -Bit PWM Duty Cycle Watchdog Timer Mode Watchdog Timer Operation Equation 22.4. Watchdog Timer Offset in PCA Clocks Watchdog Timer Timeout Intervals1Watchdog Timer Usage PCA0CPL4 CCF4 CCF3 CCF2 CCF1 CCF0 Register Descriptions for PCASFR Definition 22.1. PCA0CN PCA Control SFR Definition 22.2. PCA0MD PCA Mode Cidl Wdte Wdlck CPS2 CPS1 CPS0 ECF SFR Definition 22.3. PCA0CPMn PCA Capture/Compare Mode SFR Definition 22.6. PCA0CPLn PCA Capture Module Low Byte SFR Definition 22.4. PCA0L PCA Counter/Timer Low ByteSFR Definition 22.5. PCA0H PCA Counter/Timer High Byte SFR Definition 22.7. PCA0CPHn PCA Capture Module High Byte 23. C2 Interface 23.1. C2 Interface RegistersC2 Register Definition 23.1. C2ADD C2 Address C2 Register Definition 23.2. Deviceid C2 Device ID Code Command C2 Register Definition 23.3. Revid C2 Revision ID 23.2. C2 Pin Sharing Typical C2 Pin Sharing Contact Information