Manuals / Xilinx / Marine Equipment / Life Jacket

Xilinx 8.2i manual Debugging, Rsh machinename

Models: 8.2i

1 422
Download 422 pages 26.35 Kb
Page 191
Image 191

R

Turns Engine (PAR Multi-Tasking Option)

•PAR_M_DEBUG—Causes the Turns Engine to run in debug mode. If the Turns Engine is causing errors that are difficult to correct, you can run PAR in debug mode as follows:

♦Set the PAR_M_DEBUG variable: setenv PAR_M_DEBUG 1

♦Create a node list file containing only a single entry (one node). This single entry is necessary because if the node list contains multiple entries, the debug information from all of the nodes is intermixed, and troubleshooting is difficult.

♦Run PAR with the –m (multi-tasking mode) option. In debug mode, all of the output from all commands generated by the PAR run is echoed to the screen. There are also additional checks performed in debug mode, and additional information supplied to aid in solving the problem.

•PAR_M_SETUPFILE—See “System Requirements” for a discussion of this variable.

Debugging

With the Turns Engine you may receive messages from the login process. The problems are usually related to the network or to environment variables.

•Network Problem—You may not be able to logon to the machines listed in the nodelist file.

♦Use the following command to contact the nodes: ping machine_name

You should get a message that the machine is running. The ping command should also be in your path (UNIX cmd: which ping).

♦Try to logon to the nodes using the command rsh machine_ name. You should be able to logon to the machine. If you cannot, make sure rsh is in your path (UNIX cmd: which rsh). If rsh is in your path, but you still cannot logon, contact your network administrator.

♦Try to launch PAR on a node by entering the following command. rsh machine_name /bin/sh –c par.

This is the same command that the Turns Engine uses to launch PAR. If this command is successful, everything is set up correctly for the machine_name node.

•Environment Problem—logon to the node with the problem by entering the following UNIX command:

rsh machine_name

Check the $XILINX, $LD_LIBRARY_PATH, and $PATH variables by entering the UNIX command echo $ variable_name. If these variables are not set correctly, check to make sure these variables are defined in your .cshrc file.

Note: Some, but not all, errors in reading the .cshrc may prevent the rest of the file from being read. These errors may need to be corrected before the XILINX environment variables in the

.cshrc are read. The error message /bin/sh: par not found indicates that the environment in the

.cshrc file is not being correctly read by the node.

Development System Reference Guide

www.xilinx.com

191

Page 190 Page 192
Page 191
Image 191
Xilinx 8.2i manual Debugging, Rsh machinename
Page 190 Page 192

8.2i specifications

Xilinx 8.2i is a significant version of the Xilinx ISE (Integrated Software Environment) that emerged in the early 2000s, marking an important milestone in the world of FPGA (Field-Programmable Gate Array) development. This version introduced a slew of advanced features, technologies, and characteristics that made it an indispensable tool for engineers and developers in designing, simulating, and implementing digital circuits.

One of the standout features of Xilinx 8.2i is its enhanced design entry capabilities. This version supports multiple design entry methods, including schematic entry, VHDL, and Verilog HDL, giving engineers the flexibility to choose their preferred approach. The integrated environment provides user-friendly graphical interfaces, making it accessible for both novice and experienced users.

Xilinx 8.2i's synthesis tools have been improved to enable more efficient design compilation and optimization. The new algorithms used in this version facilitate faster synthesis times while reducing power consumption and improving performance. Furthermore, it features support for advanced FPGA architectures, which allows for the implementation of more complex designs with greater efficiency.

The implementation tools in Xilinx 8.2i include advanced place and route capabilities, utilizing state-of-the-art algorithms for optimized resource usage. These tools enable designers to make better use of FPGA resources, ensuring that designs fit within the constraints of the target device while maximizing performance.

Another key characteristic of Xilinx 8.2i is its extensive support for various Xilinx devices such as the Spartan, Virtex, and CoolRunner series. This compatibility ensures that developers can leverage the powerful features of these FPGA families, including high-speed transceivers and DSP slices.

Xilinx 8.2i also places a strong emphasis on simulation and verification. The version integrates with various simulation tools, allowing for thorough testing of the designs before implementation. This reduces the risk of errors and ensures that the final product meets specifications.

In addition, this version includes support for design constraints, enabling engineers to specify timing, area, and other critical design parameters. By accommodating constraints, Xilinx 8.2i helps in achieving reliable and efficient designs tailored to project needs.

In summary, Xilinx 8.2i is a robust software development tool that enhances the design process for FPGAs. Its comprehensive features, including multiple design entry options, advanced synthesis and implementation tools, extensive device support, and strong simulation capabilities, make it a valuable resource for engineers and developers striving for innovation in digital design.