Trace Output Files, Input files to Trace

TRACE Output Files

Input files to TRACE:

•NCD file—A mapped, a placed, or a placed and routed design. The type of timing information TRACE provides depends on whether the design is unplaced (after MAP), placed only, or placed and routed.

•PCF—An optional, user-modifiable, physical constraints file produced by MAP. The PCF contains timing constraints used when TRACE performs a static timing analysis.

•XTM file—A macro file, produced by Timing Analyzer, that contains a series of commands for generating custom timing reports with TRACE. See the Timing Analyzer online help for information on creating XTM files.

Note: The Innoveda CAE tools create a file with a .pcf extension when they generate an Innoveda schematic. This PCF is not related to a Xilinx PCF. Because TRACE automatically reads a PCF with the same root name as your design file, make sure your directory does not contain an Innoveda PCF with the same root name as your NCD file.

TRACE Output Files

TRACE outputs the following timing reports based on options specified on the command line:

TWR—default timing report. The –e (error report) and –v (verbose report) options can be used to specify the type of timing report you want to produce: summary report (default), error report, or verbose report.

TWX—XML timing report output by using the –xml option. This report is viewable with the Timing Analyzer GUI tool. The –e (error report) and –v (verbose report) options apply to the TWX file as well as the TWR file. See the “–xml (XML Output File Name)” section for details.

LOG—log file created when the –run option is used. This .log file has the same root name as the input macro.xtm file.

TRACE generates an optional STAMP timing model with the –stamp option.

See the “–stamp (Generates STAMP timing model files)” section in this chapter for details.

Note: For more information on the types of timing reports that TRACE generates, see the “TRACE Reports” section in this chapter.

Development System Reference Guide

www.xilinx.com

213

8.2i specifications

Xilinx 8.2i is a significant version of the Xilinx ISE (Integrated Software Environment) that emerged in the early 2000s, marking an important milestone in the world of FPGA (Field-Programmable Gate Array) development. This version introduced a slew of advanced features, technologies, and characteristics that made it an indispensable tool for engineers and developers in designing, simulating, and implementing digital circuits.

One of the standout features of Xilinx 8.2i is its enhanced design entry capabilities. This version supports multiple design entry methods, including schematic entry, VHDL, and Verilog HDL, giving engineers the flexibility to choose their preferred approach. The integrated environment provides user-friendly graphical interfaces, making it accessible for both novice and experienced users.

Xilinx 8.2i's synthesis tools have been improved to enable more efficient design compilation and optimization. The new algorithms used in this version facilitate faster synthesis times while reducing power consumption and improving performance. Furthermore, it features support for advanced FPGA architectures, which allows for the implementation of more complex designs with greater efficiency.

The implementation tools in Xilinx 8.2i include advanced place and route capabilities, utilizing state-of-the-art algorithms for optimized resource usage. These tools enable designers to make better use of FPGA resources, ensuring that designs fit within the constraints of the target device while maximizing performance.

Another key characteristic of Xilinx 8.2i is its extensive support for various Xilinx devices such as the Spartan, Virtex, and CoolRunner series. This compatibility ensures that developers can leverage the powerful features of these FPGA families, including high-speed transceivers and DSP slices.

Xilinx 8.2i also places a strong emphasis on simulation and verification. The version integrates with various simulation tools, allowing for thorough testing of the designs before implementation. This reduces the risk of errors and ensures that the final product meets specifications.

In addition, this version includes support for design constraints, enabling engineers to specify timing, area, and other critical design parameters. By accommodating constraints, Xilinx 8.2i helps in achieving reliable and efficient designs tailored to project needs.

In summary, Xilinx 8.2i is a robust software development tool that enhances the design process for FPGAs. Its comprehensive features, including multiple design entry options, advanced synthesis and implementation tools, extensive device support, and strong simulation capabilities, make it a valuable resource for engineers and developers striving for innovation in digital design.

Xilinx 8.2i manual Trace Output Files, Input files to Trace

Models: 8.2i

TRACE Output Files

Input files to TRACE:

TRACE Output Files

8.2i specifications