Manuals / Xilinx / Marine Equipment / Life Jacket

Xilinx 8.2i manual New create a new partition, Partition get /stopwatch/Instdcm1 preserve

Models: 8.2i

1 422
Download 422 pages 26.35 Kb
Page 60
Image 60

Chapter 3: Tcl

Table 3-3:Partition Property Names and Tcl Returns

R

Partition Property Name

Tcl Return

 

 

up_to_date_synthesis

True or false, based on the status of the synthesis

 

results.

 

 

up_to_date_implementation

True or false, based on the status of the implementation

 

results.

 

 

Example:

% partition get /stopwatch/Inst_dcm1 preserve

 

 

Description:

In this example, the partition get command is used to obtain the

 

current value of the preserve property.

 

 

Tcl Return:

The property value as a text string. In this example, the return will

 

be routing, placement, synthesis, or inherit.

 

 

new (create a new partition)

The partition new command creates a new partition on a specified instance or collection in the current design. A collection is specified using the dollar-sign syntax ($) with the name of the collection variable.

% partition new <partition_name>

partition is the name of the Xilinx Tcl command.

new is the name of the partition subcommand.

partition_name specifies the full hierarchical name of the instance you wish to create the partition on, or the collection.

Example:

% partition new /stopwatch/Inst_dcm1

 

 

Description:

In this example, the partition new command is used to create a new

 

partition on the Inst_dcm1 instance in the current design. The full

 

hierarchical name (/stopwatch/Inst_dcm1) is required to specify

 

the instance. In this case, stopwatch is the name of the top-level

 

entity in the VHDL source.

 

 

Tcl Return:

The full hierarchical name of the newly created partition. In this

 

example, /stopwatch/Inst_dcm1 is returned.

 

 

60

www.xilinx.com

Development System Reference Guide

Page 59 Page 61
Page 60
Image 60
Xilinx 8.2i New create a new partition, Partition get /stopwatch/Instdcm1 preserve, Partition new /stopwatch/Instdcm1
Page 59 Page 61

8.2i specifications

Xilinx 8.2i is a significant version of the Xilinx ISE (Integrated Software Environment) that emerged in the early 2000s, marking an important milestone in the world of FPGA (Field-Programmable Gate Array) development. This version introduced a slew of advanced features, technologies, and characteristics that made it an indispensable tool for engineers and developers in designing, simulating, and implementing digital circuits.

One of the standout features of Xilinx 8.2i is its enhanced design entry capabilities. This version supports multiple design entry methods, including schematic entry, VHDL, and Verilog HDL, giving engineers the flexibility to choose their preferred approach. The integrated environment provides user-friendly graphical interfaces, making it accessible for both novice and experienced users.

Xilinx 8.2i's synthesis tools have been improved to enable more efficient design compilation and optimization. The new algorithms used in this version facilitate faster synthesis times while reducing power consumption and improving performance. Furthermore, it features support for advanced FPGA architectures, which allows for the implementation of more complex designs with greater efficiency.

The implementation tools in Xilinx 8.2i include advanced place and route capabilities, utilizing state-of-the-art algorithms for optimized resource usage. These tools enable designers to make better use of FPGA resources, ensuring that designs fit within the constraints of the target device while maximizing performance.

Another key characteristic of Xilinx 8.2i is its extensive support for various Xilinx devices such as the Spartan, Virtex, and CoolRunner series. This compatibility ensures that developers can leverage the powerful features of these FPGA families, including high-speed transceivers and DSP slices.

Xilinx 8.2i also places a strong emphasis on simulation and verification. The version integrates with various simulation tools, allowing for thorough testing of the designs before implementation. This reduces the risk of errors and ensures that the final product meets specifications.

In addition, this version includes support for design constraints, enabling engineers to specify timing, area, and other critical design parameters. By accommodating constraints, Xilinx 8.2i helps in achieving reliable and efficient designs tailored to project needs.

In summary, Xilinx 8.2i is a robust software development tool that enhances the design process for FPGAs. Its comprehensive features, including multiple design entry options, advanced synthesis and implementation tools, extensive device support, and strong simulation capabilities, make it a valuable resource for engineers and developers striving for innovation in digital design.