Chapter 3: Tcl

R

#get project properties available set props2 [project properties]

puts "Project Properties for top-level module $top" $props2

#inspect the current value for the following batch application options set map_guide_mode [project get "MAP Guide Mode"]

puts "MAP Guide Mode = $map_guide_mode"

set par_guide_mode [project get "PAR Guide Mode"] puts "PAR Guide Mode = $par_guide_mode"

#set batch application options :

#1. set synthesis optimization goal to speed

#2. ignore any LOCs in ngdbuild

#3. perform timing-driven packing

#4. use the highest par effort level

#5. set the par extra effort level

#6. pass "-instyle xflow" to the par command-line

#7. generate a verbose report from trce

#8. create the IEEE 1532 file during bitgen

project set "Optimization Goal" Speed project set "Use LOC Constraints" false

project set "Perform Timing-Driven Packing and Placement" TRUE project set "Place & Route Effort Level (Overall)" High

project set "Extra Effort (Highest (PAR level only)" "Continue on Impossible"

project set "Other Place & Route Command Line Options" "-intsyle xflow" project set "Report Type" "Verbose Report"

project set "Create IEEE 1532 Configuration File" TRUE

#run the entire xst-to-trce flow process run "Implement Design"

#close project

project close

#open project again project open

#alter some partition properties

partition rerun /stopwatch/sixty implementation partition rerun /stopwatch/lsbled synthesis

98

www.xilinx.com

Development System Reference Guide

Page 97 Page 99
Page 98
Image 98
Xilinx 8.2i manual Tcl
Page 97 Page 99

8.2i specifications

Xilinx 8.2i is a significant version of the Xilinx ISE (Integrated Software Environment) that emerged in the early 2000s, marking an important milestone in the world of FPGA (Field-Programmable Gate Array) development. This version introduced a slew of advanced features, technologies, and characteristics that made it an indispensable tool for engineers and developers in designing, simulating, and implementing digital circuits.

One of the standout features of Xilinx 8.2i is its enhanced design entry capabilities. This version supports multiple design entry methods, including schematic entry, VHDL, and Verilog HDL, giving engineers the flexibility to choose their preferred approach. The integrated environment provides user-friendly graphical interfaces, making it accessible for both novice and experienced users.

Xilinx 8.2i's synthesis tools have been improved to enable more efficient design compilation and optimization. The new algorithms used in this version facilitate faster synthesis times while reducing power consumption and improving performance. Furthermore, it features support for advanced FPGA architectures, which allows for the implementation of more complex designs with greater efficiency.

The implementation tools in Xilinx 8.2i include advanced place and route capabilities, utilizing state-of-the-art algorithms for optimized resource usage. These tools enable designers to make better use of FPGA resources, ensuring that designs fit within the constraints of the target device while maximizing performance.

Another key characteristic of Xilinx 8.2i is its extensive support for various Xilinx devices such as the Spartan, Virtex, and CoolRunner series. This compatibility ensures that developers can leverage the powerful features of these FPGA families, including high-speed transceivers and DSP slices.

Xilinx 8.2i also places a strong emphasis on simulation and verification. The version integrates with various simulation tools, allowing for thorough testing of the designs before implementation. This reduces the risk of errors and ensures that the final product meets specifications.

In addition, this version includes support for design constraints, enabling engineers to specify timing, area, and other critical design parameters. By accommodating constraints, Xilinx 8.2i helps in achieving reliable and efficient designs tailored to project needs.

In summary, Xilinx 8.2i is a robust software development tool that enhances the design process for FPGAs. Its comprehensive features, including multiple design entry options, advanced synthesis and implementation tools, extensive device support, and strong simulation capabilities, make it a valuable resource for engineers and developers striving for innovation in digital design.
Top Page Image Contents