Chapter 3: Tcl

The following table lists the analysis properties for the timing_analysis command. A description of each analysis property is also included in the table.

Table 3-5:Timing Analysis Properties and Descriptions

Analysis Property

Description

 

 

analysis_type

Determines which of the following analysis

 

types will be run:

 

auto_generated—for an analysis that discards

 

any constraints from the UCF/PCF and instead

 

uses constraints automatically generated by

 

the timing wizard.

 

clock_io—for an analysis that discards any

 

constraints from the UCF/PCF and uses

 

custom constraints as generated by the

 

set_constraints subcommand.

 

endpoints—for an analysis that discards any

 

constraints from the UCF/PCF and uses

 

custom constraints as generated by the

 

set_endpoints subcommand.

 

timing_constraint—for an analysis that uses the

 

constraints form the UCF/PCF.

 

net—for an analysis on nets as specified by the

 

set_query subcommand.

 

timegroup—for an analysis on timegroups as

 

specified by the set_query subcommand.

 

 

omit_user_constraints

Specifies whether to omit all timing constraints

 

from the UCF/PCF.

 

 

analyze_unconstrained_paths

Specifies whether paths not covered by any

 

constraint should be analyzed and shown in

 

the timing report.

 

 

analysis_temperature

Specifies the prorating temperature for the

 

analysis.

 

 

analysis_voltage

Specifies the prorating voltage for the analysis.

 

 

analysis_speed

Specifies the speed grade for the analysis.

 

 

report_name

Specifies the name for the report (XML or

 

ASCII).

 

 

report_format

Specifies the format for the report.

 

 

report_datasheet

Specifies whether the datasheet section is

 

generated for the timing report.

 

 

report_timegroups

Specifies whether the timegroups table is

 

generated for the timing report.

 

 

paths_per_constraint

Specifies how many paths per constraint are

 

reported.

 

 

R

74

www.xilinx.com

Development System Reference Guide

Page 73 Page 75
Page 74
Image 74
Xilinx 8.2i manual Ascii
Page 73 Page 75

8.2i specifications

Xilinx 8.2i is a significant version of the Xilinx ISE (Integrated Software Environment) that emerged in the early 2000s, marking an important milestone in the world of FPGA (Field-Programmable Gate Array) development. This version introduced a slew of advanced features, technologies, and characteristics that made it an indispensable tool for engineers and developers in designing, simulating, and implementing digital circuits.

One of the standout features of Xilinx 8.2i is its enhanced design entry capabilities. This version supports multiple design entry methods, including schematic entry, VHDL, and Verilog HDL, giving engineers the flexibility to choose their preferred approach. The integrated environment provides user-friendly graphical interfaces, making it accessible for both novice and experienced users.

Xilinx 8.2i's synthesis tools have been improved to enable more efficient design compilation and optimization. The new algorithms used in this version facilitate faster synthesis times while reducing power consumption and improving performance. Furthermore, it features support for advanced FPGA architectures, which allows for the implementation of more complex designs with greater efficiency.

The implementation tools in Xilinx 8.2i include advanced place and route capabilities, utilizing state-of-the-art algorithms for optimized resource usage. These tools enable designers to make better use of FPGA resources, ensuring that designs fit within the constraints of the target device while maximizing performance.

Another key characteristic of Xilinx 8.2i is its extensive support for various Xilinx devices such as the Spartan, Virtex, and CoolRunner series. This compatibility ensures that developers can leverage the powerful features of these FPGA families, including high-speed transceivers and DSP slices.

Xilinx 8.2i also places a strong emphasis on simulation and verification. The version integrates with various simulation tools, allowing for thorough testing of the designs before implementation. This reduces the risk of errors and ensures that the final product meets specifications.

In addition, this version includes support for design constraints, enabling engineers to specify timing, area, and other critical design parameters. By accommodating constraints, Xilinx 8.2i helps in achieving reliable and efficient designs tailored to project needs.

In summary, Xilinx 8.2i is a robust software development tool that enhances the design process for FPGAs. Its comprehensive features, including multiple design entry options, advanced synthesis and implementation tools, extensive device support, and strong simulation capabilities, make it a valuable resource for engineers and developers striving for innovation in digital design.
Top Page Image Contents