Manuals / Xilinx / Marine Equipment / Life Jacket

Xilinx 8.2i manual Logical Port Description, Package Pin-Mapping

Models: 8.2i

1 422
Download 422 pages 26.35 Kb
Page 280
Image 280

Chapter 15: BSDLAnno

R

Logical Port Description

The logical port description lists all I/Os on a device and states whether the pin is input, output, bidirectional, or unavailable for boundary scan. Pins configured as outputs are described as inout because the input boundary scan cell remains connected, even when the pin is used only as an output. Describing the output as inout reflects the actual boundary scan capability of the device and allows for greater test coverage.

Not all I/Os on the die are available (or bonded) in all packages. Unbonded I/Os are defined in the pre-configuration BSDL file as linkage bits.

For example (from the xcv50e_pq240.bsd file): port (

CCLK_P179: inout bit;

DONE_P120: inout bit;

GCK0_P92: in bit;

GCK1_P89: in bit;

GCK2_P210: in bit;

GCK3_P213: in bit;

GND: linkage bit_vector (1 to 32);

INIT_P123: inout bit; -- PAD96

IO_P3: inout bit; -- PAD191

IO_P4: inout bit; -- PAD190

IO_P5: inout bit; -- PAD189

IO_P6: inout bit; -- PAD188

BSDLAnno modifies the logical port description to match the capabilities of the boundary scan circuitry after configuration. Modifications are made as follows:

•Dedicated pins (JTAG, mode, done, etc.) are not modified; they are left as inout bit.

•Pins defined as bidirectional are left as inout bit

•Pins defined as inputs are changed to in bit

•Pins defined as outputs are left as inout bit

•Unused pins are not modified

•The N-side of differential pairs is changed to linkage bit

Package Pin-Mapping

Package pin-mapping shows how the pads on the device die are wired to the pins on the device package.

For example (from the xcv50e_pq240.bsd file): "CCLK_P179:P179," &

"DONE_P120:P120," & "GCK0_P92:P92," & "GCK1_P89:P89," & "GCK2_P210:P210," & "GCK3_P213:P213," & "GND:(P1,P8,P14,P22,P29,P37,P45,P51,P59,P69," & "P75,P83,P91,P98,P106,P112,P119,P129,P135,P143," &

280

www.xilinx.com

Development System Reference Guide

Page 279 Page 281
Page 280
Image 280
Xilinx 8.2i manual Logical Port Description, Package Pin-Mapping
Page 279 Page 281

8.2i specifications

Xilinx 8.2i is a significant version of the Xilinx ISE (Integrated Software Environment) that emerged in the early 2000s, marking an important milestone in the world of FPGA (Field-Programmable Gate Array) development. This version introduced a slew of advanced features, technologies, and characteristics that made it an indispensable tool for engineers and developers in designing, simulating, and implementing digital circuits.

One of the standout features of Xilinx 8.2i is its enhanced design entry capabilities. This version supports multiple design entry methods, including schematic entry, VHDL, and Verilog HDL, giving engineers the flexibility to choose their preferred approach. The integrated environment provides user-friendly graphical interfaces, making it accessible for both novice and experienced users.

Xilinx 8.2i's synthesis tools have been improved to enable more efficient design compilation and optimization. The new algorithms used in this version facilitate faster synthesis times while reducing power consumption and improving performance. Furthermore, it features support for advanced FPGA architectures, which allows for the implementation of more complex designs with greater efficiency.

The implementation tools in Xilinx 8.2i include advanced place and route capabilities, utilizing state-of-the-art algorithms for optimized resource usage. These tools enable designers to make better use of FPGA resources, ensuring that designs fit within the constraints of the target device while maximizing performance.

Another key characteristic of Xilinx 8.2i is its extensive support for various Xilinx devices such as the Spartan, Virtex, and CoolRunner series. This compatibility ensures that developers can leverage the powerful features of these FPGA families, including high-speed transceivers and DSP slices.

Xilinx 8.2i also places a strong emphasis on simulation and verification. The version integrates with various simulation tools, allowing for thorough testing of the designs before implementation. This reduces the risk of errors and ensures that the final product meets specifications.

In addition, this version includes support for design constraints, enabling engineers to specify timing, area, and other critical design parameters. By accommodating constraints, Xilinx 8.2i helps in achieving reliable and efficient designs tailored to project needs.

In summary, Xilinx 8.2i is a robust software development tool that enhances the design process for FPGAs. Its comprehensive features, including multiple design entry options, advanced synthesis and implementation tools, extensive device support, and strong simulation capabilities, make it a valuable resource for engineers and developers striving for innovation in digital design.